Hiromitsu Awano, Takashi Sato. Efficient transistor-level timing yield estimation via line sampling. In Proceedings of the 53rd Annual Design Automation Conference, DAC 2016, Austin, TX, USA, June 5-9, 2016. pages 115, ACM, 2016. [doi]
Abstract is missing.