A high level language for pre-layout extraction in parasite-aware analog circuit synthesis

Raoul F. Badaoui, Hemanth Sampath, Anuradha Agarwal, Ranga Vemuri. A high level language for pre-layout extraction in parasite-aware analog circuit synthesis. In David Garrett, John Lach, Charles A. Zukowski, editors, Proceedings of the 14th ACM Great Lakes Symposium on VLSI 2004, Boston, MA, USA, April 26-28, 2004. pages 271-276, ACM, 2004. [doi]

Abstract

Abstract is missing.