The following publications are possibly variants of this publication:
- Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transientsMustafa Badaroglu, Kris Tiri, Stéphane Donnay, Piet Wambacq, Hugo De Man, Ingrid Verbauwhede, Georges G. E. Gielen. dac 2002: 399-404 [doi]
- Substrate noise generation in complex digital systems: efficient modeling and simulation methodology and experimental verificationMarc van Heijningen, Mustafa Badaroglu, Stéphane Donnay, Georges G. E. Gielen, Hugo J. De Man. jssc, 37(8):1065-1072, 2002. [doi]
- Analysis and experimental verification of digital substrate noise generation for epi-type substratesMarc van Heijningen, John Compiet, Piet Wambacq, Stéphane Donnay, Marc Engels, Ivo Bolsens. jssc, 35(7):1002-1008, 2000. [doi]