Scalable Gate-Level Models for Power and Timing Analysis - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Mustafa Badaroglu, Geert Van der Plas, Piet Wambacq, Stéphane Donnay, Georges G. E. Gielen, Hugo De Man. Scalable Gate-Level Models for Power and Timing Analysis. In International Symposium on Circuits and Systems (ISCAS 2007), 27-20 May 2007, New Orleans, Louisiana, USA. pages 2938-2941, IEEE, 2007. [doi]

This author has not been identified. Look up 'Mustafa Badaroglu' in GoogleThis author has not been identified. Look up 'Geert Van der Plas' in GoogleThis author has not been identified. Look up 'Piet Wambacq' in GoogleThis author has not been identified. Look up 'Stéphane Donnay' in GoogleThis author has not been identified. Look up 'Georges G. E. Gielen' in GoogleThis author has not been identified. Look up 'Hugo De Man' in Google

runs on WebDSL