Measurement of the Switching Activity of CMOS Digital Circuits at the Gate Level

C. Baena, Jorge Juan-Chico, Manuel J. Bellido, Paulino Ruiz-de-Clavijo, Carlos J. Jiménez, Manuel Valencia. Measurement of the Switching Activity of CMOS Digital Circuits at the Gate Level. In Bertrand Hochet, Antonio J. Acosta, Manuel J. Bellido, editors, Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation, 12th International Workshop, PATMOS 2002, Seville, Spain, September 11-13, 2002. Volume 2451 of Lecture Notes in Computer Science, pages 353-362, Springer, 2002. [doi]

Authors

C. Baena

This author has not been identified. Look up 'C. Baena' in Google

Jorge Juan-Chico

This author has not been identified. Look up 'Jorge Juan-Chico' in Google

Manuel J. Bellido

This author has not been identified. Look up 'Manuel J. Bellido' in Google

Paulino Ruiz-de-Clavijo

This author has not been identified. Look up 'Paulino Ruiz-de-Clavijo' in Google

Carlos J. Jiménez

This author has not been identified. Look up 'Carlos J. Jiménez' in Google

Manuel Valencia

This author has not been identified. Look up 'Manuel Valencia' in Google