A Low-Cost Reduced-Latency DRAM Architecture With Dynamic Reconfiguration of Row Decoder

Fujun Bai, Song Wang, Xuerong Jia, Yi-Xin Guo, Bing Yu, Hang Wang, Cong Lai, Qiwei Ren, Hongbin Sun 0001. A Low-Cost Reduced-Latency DRAM Architecture With Dynamic Reconfiguration of Row Decoder. IEEE Trans. VLSI Syst., 31(1):128-141, 2023. [doi]

Authors

Fujun Bai

This author has not been identified. Look up 'Fujun Bai' in Google

Song Wang

This author has not been identified. It may be one of the following persons: Look up 'Song Wang' in Google

Xuerong Jia

This author has not been identified. Look up 'Xuerong Jia' in Google

Yi-Xin Guo

This author has not been identified. Look up 'Yi-Xin Guo' in Google

Bing Yu

This author has not been identified. Look up 'Bing Yu' in Google

Hang Wang

This author has not been identified. Look up 'Hang Wang' in Google

Cong Lai

This author has not been identified. Look up 'Cong Lai' in Google

Qiwei Ren

This author has not been identified. Look up 'Qiwei Ren' in Google

Hongbin Sun 0001

This author has not been identified. Look up 'Hongbin Sun 0001' in Google