Improving Design and Verification Productivity with VHDL-200x

Stephen Bailey, Erich Marschner, Jayaram Bhasker, Jim Lewis, Peter J. Ashenden. Improving Design and Verification Productivity with VHDL-200x. In 2004 Design, Automation and Test in Europe Conference and Exposition (DATE 2004), 16-20 February 2004, Paris, France. pages 332-335, IEEE Computer Society, 2004. [doi]

Abstract

Abstract is missing.