Pritha Banerjee, Susmita Sur-Kolay, Arijit Bishnu. Fast Unified Floorplan Topology Generation and Sizing on Heterogeneous FPGAs. IEEE Trans. on CAD of Integrated Circuits and Systems, 28(5):651-661, 2009. [doi]
No references recorded for this publication.
No citations of this publication recorded.