A Power and Performance Model for Network-on-Chip Architectures

Nilanjan Banerjee, Praveen Vellanki, Karam S. Chatha. A Power and Performance Model for Network-on-Chip Architectures. In 2004 Design, Automation and Test in Europe Conference and Exposition (DATE 2004), 16-20 February 2004, Paris, France. pages 1250-1255, IEEE Computer Society, 2004. [doi]

Abstract

Abstract is missing.