Yield-Reliability Modeling for Fault Tolerant Integrated Circuits - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Thomas S. Barnett, Adit D. Singh, Victor P. Nelson. Yield-Reliability Modeling for Fault Tolerant Integrated Circuits. In 16th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2001), 24-26 October 2001, San Francisco, CA, USA, Proceedings. pages 29-38, IEEE Computer Society, 2001. [doi]

This author has not been identified. Look up 'Thomas S. Barnett' in GoogleThis author has not been identified. Look up 'Adit D. Singh' in GoogleThis author has not been identified. Look up 'Victor P. Nelson' in Google

runs on WebDSL