Accurate delay model and experimental verification for current/voltage mode on-chip interconnects

Rizwan Bashirullah, Wentai Liu, Ralph K. Cavin III. Accurate delay model and experimental verification for current/voltage mode on-chip interconnects. In ISCAS (3). pages 169-172, 2003. [doi]

Authors

Rizwan Bashirullah

This author has not been identified. Look up 'Rizwan Bashirullah' in Google

Wentai Liu

This author has not been identified. Look up 'Wentai Liu' in Google

Ralph K. Cavin III

This author has not been identified. Look up 'Ralph K. Cavin III' in Google