Accurate delay model and experimental verification for current/voltage mode on-chip interconnects

Rizwan Bashirullah, Wentai Liu, Ralph K. Cavin III. Accurate delay model and experimental verification for current/voltage mode on-chip interconnects. In ISCAS (3). pages 169-172, 2003. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.