A power optimized decimator architecture for cascaded sigma-delta analog-to-digital converters

Markus Becker, Knut Heiber, Maurits Ortmanns, Yiannos Manoli. A power optimized decimator architecture for cascaded sigma-delta analog-to-digital converters. In Proceedings of the 2003 10th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2003, Sharjah, United Arab Emirates, December 14-17, 2003. pages 798-801, IEEE, 2003. [doi]

Abstract

Abstract is missing.