Bogdan Belean, Monica Borda, Adrian Bot. FPGA based hardware architectures for iterative algorithms implementations. In 36th International Conference on Telecommunications and Signal Processing, TSP 2013, Rome, Italy, 2-4 July, 2013. pages 751-754, IEEE, 2013. [doi]
Abstract is missing.