Clock-Gating of Streaming Applications for Energy Efficient Implementations on FPGAs - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Endri Bezati, Simone Casale Brunet, Marco Mattavelli, Jörn W. Janneck. Clock-Gating of Streaming Applications for Energy Efficient Implementations on FPGAs. IEEE Trans. on CAD of Integrated Circuits and Systems, 36(4):699-703, 2017. [doi]

This author has not been identified. Look up 'Endri Bezati' in GoogleThis author has not been identified. Look up 'Simone Casale Brunet' in GoogleThis author has not been identified. Look up 'Marco Mattavelli' in GoogleThis author has not been identified. Look up 'Jörn W. Janneck' in Google

runs on WebDSL