Endri Bezati, Simone Casale Brunet, Marco Mattavelli, Jörn W. Janneck. Clock-Gating of Streaming Applications for Energy Efficient Implementations on FPGAs. IEEE Trans. on CAD of Integrated Circuits and Systems, 36(4):699-703, 2017. [doi]
Abstract is missing.