Synthesis for parallel scan: applications to partial scan and robust path-delay fault testability

Sandeep Bhatia, Niraj K. Jha. Synthesis for parallel scan: applications to partial scan and robust path-delay fault testability. IEEE Trans. on CAD of Integrated Circuits and Systems, 15(2):228-243, 1996. [doi]

Abstract

Abstract is missing.