LECTOR Based Gated Clock Approach to Design Low Power FSM for Serial Adder

Pritam Bhattacharjee, Alak Majumder. LECTOR Based Gated Clock Approach to Design Low Power FSM for Serial Adder. In IEEE International Symposium on Nanoelectronic and Information Systems, iNIS 2016, Gwalior, India, December 19-21, 2016. pages 250-254, IEEE, 2016. [doi]

Abstract

Abstract is missing.