Fast true delay estimation during high level synthesis

Subhrajit Bhattacharya, Sujit Dey, Franc Brglez. Fast true delay estimation during high level synthesis. IEEE Trans. on CAD of Integrated Circuits and Systems, 15(9):1088-1105, 1996. [doi]

Abstract

Abstract is missing.