David Boland, George A. Constantinides. An FPGA-based implementation of the MINRES algorithm. In FPL 2008, International Conference on Field Programmable Logic and Applications, Heidelberg, Germany, 8-10 September 2008. pages 379-384, IEEE, 2008. [doi]
Abstract is missing.