The following publications are possibly variants of this publication:
- Variation-Tolerant Architecture for Ultra Low Power Shared-L1 Processor ClustersMohammad Reza Kakoee, Igor Loi, Luca Benini. tcas, 59-II(12):927-931, 2012. [doi]
- Exploring multi-banked shared-L1 program cache on ultra-low power, tightly coupled processor clustersIgor Loi, Davide Rossi, Germain Haugou, Michael Gautschi, Luca Benini. cf 2015: 64 [doi]
- An ultra-low power resilient multi-core architecture with static and dynamic tolerance to ambient temperature-induced variabilityDaniele Bortolotti, Andrea Bartolini, Luca Benini. mam, 38(8):776-787, 2014. [doi]
- A variation tolerant architecture for ultra low power multi-processor clusterDaniele Bortolotti, Davide Rossi, Andrea Bartolini, Luca Benini. patmos 2013: 32-38 [doi]
- Procedure hopping: a low overhead solution to mitigate variability in shared-L1 processor clustersAbbas Rahimi, Luca Benini, Rajesh Gupta. islped 2012: 415-420 [doi]
- A resilient architecture for low latency communication in shared-L1 processor clustersMohammad Reza Kakoee, Igor Loi, Luca Benini. date 2012: 887-892 [doi]