The following publications are possibly variants of this publication:
- Design of the processing core of a mixed-signal CMOS DTCNN chip for pixel-level snakesVictor M. Brea, David López Vilariño, Ari Paasio, Diego Cabello. tcas, 51-I(5):997-1013, 2004. [doi]
- A one-quadrant discrete-time cellular neural network CMOS chip for pixel-level snakesVictor M. Brea, Mika Laiho, David López Vilariño, Ari Paasio, Diego Cabello. iscas 2005: 5798-5801 [doi]
- Pixel-level snakes on the CNNUM: algorithm design, on-chip implementation and applicationsDavid López Vilariño, Csaba Rekeczky. ijcta, 33(1):17-51, 2005. [doi]
- Implementation of a pixel-level snake algorithm on a CNNUM-based chip set architectureDavid López Vilariño, Csaba Rekeczky. tcas, 51-I(5):885-891, 2004. [doi]
- A binary-based on-chip CNN solution for pixel-level snakesVictor M. Brea, Mika Laiho, David López Vilariño, Ari Paasio, Diego Cabello. ijcta, 34(4):383-407, 2006. [doi]
- Pixel-Level SnakesDavid López Vilariño, Diego Cabello, Xose Manuel Pardo, Victor M. Brea. icpr 2000: 1640-1643 [doi]
- Live Demonstration: A Mixed-Mode Signal CMOS Chip for Hyperdimensional ComputingDaniel García-Lesta, F. Pardo, Óscar Pereira-Rial, Víctor M. Brea 0001, P. López, Diego Cabello. iscas 2024: 1 [doi]