Table of Contents

• SPAT: FPGA-based Sparsity-Optimized Spiking Neural Network Training Accelerator with Temporal Parallel DataflowYuanyuan Jiang, Li Lun, Jiawei Wang, Mingqi Yin, Hanqing Liu, Zhenhui Dai, Xiaole Cui, Xiaoxin Cui. 1-5 [doi]
• Spectral Structure Analysis of FFT-based Digital Predistortion for Wideband 5G ApplicationsTayeb H. C. Bouazza, Dang-Kièn Germain Pham, Reda Mohellebi, Patricia Desgreys. 1-5 [doi]
• A Mixed-Signal TIA with Input Restoring ADCDavid-Peter Wiens, Björn Driemeyer, Maurits Ortmanns. 1-5 [doi]
• DNNMapper: An Elastic Framework for Mapping DNNs to Multi-die FPGAsShuyang Li, Xilang Zhou, Haodong Lu, Kun Wang. 1-5 [doi]
• A Charge-Trap-Transistor-Based Fully Analog Machine Learning Inference Engine for Audio Keyword SpottingNavid Rezazadeh, John Gosson, Roger Levinson, Paramjeet Sahni, Mark Bury, Juan Diaz, Shufan Chan, Eve Boyer, Niraj Mathur, Hamid Taheri. 1-5 [doi]
• Noise Decomposition Based on VGG and LSTM NetworksYanze Zheng, Yi Zhang, Naixin Zhou, Shibo Chen, Yijiu Zhao. 1-5 [doi]
• A Lossless Neural Recording SoC for Epilepsy Monitoring with up to 84.9-dB Dynamic Range and Rail-to-Rail Stimulation Artifact ToleranceYirui Liu, Yukun Ding, Xiao Liu. 1-5 [doi]
• Implementation of Floating Charged Memristor Emulator utilizing DVCCTANidhee Bhuwal, Manoj Kumar Majumder, Deepika Gupta. 1-5 [doi]
• A Low-power Δ-ΔΣ-based Bio-impedance Readout IC with Capacitive-feedback Baseline CancellationHaidam Choi, Ji-Hoon Suh, Gichan Yun, Sein Oh, Song-I Cheon, Sohmyung Ha, Minkyu Je. 1-5 [doi]
• Hybrid Multi-tile Vector Systolic Architecture for Accelerating Convolution on FPGAsJay Shah, Nanditha Rao. 1-5 [doi]
• In-memory Machine Learning using Adaptive Multivariate Decision Trees and MemristorsAkash Chavan, Pranav Sinha, Sunny Raj. 1-5 [doi]
• Block Configuration Algorithms for a Reconfigurable Analog ArrayZiyi Chen, Ioannis Savidis. 1-5 [doi]
• In-Memory Transformer Self-Attention Mechanism Using Passive Memristor CrossbarJack Cai, Muhammad Ahsan Kaleem, Roman Genov, Mostafa Rahimi Azghadi, Amirali Amirsoleimani. 1-5 [doi]
• On Various Extensions of the Shannon-Hagelbarger Concavity TheoremIbrahim Abe M. Elfadel. 1-5 [doi]
• A 0.4 V 180 nm CMOS Sub-μW Ultra-Compact and Low-Effort Design PWM-Based ADCGuido Di Patrizio Stanchieri, Orazio Aiello, Andrea De Marcellis. 1-5 [doi]
• Design Framework for Ising Machines with Bistable Latch-Based Spins and All-to-All Resistive CouplingYimin Wang, Yunuo Cen, Xuanyao Fong. 1-5 [doi]
• A Compressed Sensing Integrate-and-Fire Neuron Concept for Massively Parallel RecordingsJonas David Rieseler, Christian Adam, Andreas Bahr, Matthias Kuhl. 1-5 [doi]
• Deep Learning Method for Doppler DisambiguationMarco Braun, Adrian Becker, Mirko Meuter, Simon Roesler, Kevin Kollek, Anton Kummert. 1-5 [doi]
• An Energy-Efficient Configurable Coprocessor Based on 1-D CNN for ECG Anomaly DetectionChen Zhang, Zhijie Huang, QianXi Cheng, Changchun Zhou, Xin'an Wang. 1-5 [doi]
• Quantum Readout Processing Accelerator with a CORDIC Core at Cryogenic TemperatureYi Sheng Chong, Hongyu Cao, Wang Ling Goh, Patrick Bore, Yuanzheng Paul Tan, Yung Szen Yap, Rainer Dumke, Vishnu P. Nambiar, Anh-Tuan Do. 1-5 [doi]
• A Tri-loop Fast-transient Digital LDO with Adaptive-gain Control and Fine-loop FreezerMuhammad Haris Farooq, Muhammad Abrar Akram, Shirin Qaisar, Soon-Jae Kweon, Hammad M. Cheema, Sohmyung Ha. 1-5 [doi]
• Highly Reliable PUF Circuits Using Efficient Post-Processing Stabilization TechniqueYu-Hsiang Tseng, Shao-Hong Yang, Tsung-Te Liu. 1-5 [doi]
• A Dithered-Digital-Mixing Background Timing-Skew Calibration Method for Time-Interleaved ADCsYunsong Tao, Yi Zhong, Jin Shao, Changyou Men, Lu Jie 0001, Nan Sun 0001. 1-5 [doi]
• Efficient Neural Compression with Inference-time DecodingClément Metz, Olivier Bichler, Antoine Dupret. 1-5 [doi]
• A Fractional-N PLL for Multi-phase Clock Generation with Loop Bandwidth EnhancementReo Nagasue, Isamu Mizuno, Ryo Kishida, Tatsuya Iwata, Takefumi Yoshikawa. 1-5 [doi]
• A Multi-scale Block PatchMatch-based Unified Algorithm for Efficient 6-D Vision ProcessingHongyu Wang 0010, Xiangyu Zhang 0002, Xin Lou. 1-5 [doi]
• HfO2-Based Synaptic Spiking Neural Network Evaluation to Optimize Design and Testing CostSNB Tushar, Hritom Das, Garrett S. Rose. 1-5 [doi]
• A Precision-Scalable Vision Accelerator for Robotic ApplicationsHaoran Zeng, Wendong Mao, Siyu Zhang, Zhongfeng Wang 0001. 1-5 [doi]
• A 24/48V to 0.8V-1.2V All-Digital Synchronous Buck Converter with Package-Integrated GaN power FETs and 180nm Silicon Controller ICKaushik Bhattacharyya, Minxiang Gong, Muya Chang, Xin Zhang, Arijit Raychowdhury. 1-5 [doi]
• A Programmable and Adaptive Dead-Time Controller for Low-Offset Output Generation for Cryo-Cooler Drive ApplicationsNishant Kumar, Hari Shanker Gupta, Anuj Srivastava, Nihar Ranjan Mohapatra. 1-5 [doi]
• A 1024-Neuron 1M-Synapse Event-Driven SNN Accelerator for DVS ApplicationsXi Cheng, Shu Cao, Shangmei Wang, Xiaoyang Zeng, Wenhong Li, Mingyu Wang. 1-5 [doi]
• Assessing the Performance of Stateful Logic in 1-Selector-1-RRAM Crossbar ArraysArjun Tyagi, Shahar Kvatinsky. 1-5 [doi]
• Empirical Study on the Impact of Few-Cost ProxiesKevin Kollek, Marco Braun, Jan-Hendrik Meusener, Jan-Christoph Krabbe, Anton Kummert. 1-5 [doi]
• A Millimeter-Wave Input-Reflectionless Amplifier in 45-nm SOI CMOS TechnologyJim Darrell Ang, Li Yang, Roberto Gómez-García, Xi Zhu 0001. 1-5 [doi]
• A Physical Reservoir Computing Processor for ECG-to-PCG Signals PredictionYuqi Ding, Haobo Li, Xiangpeng Liang, Marija Vaskeviciute, Daniele Faccio, Hadi Heidari. 1-5 [doi]
• SFFTNet: Sparse Feature Fusion Transformer Network for Image DeblurringFaxing Lei, Chao Liu, Wei Li, Ming-e Jing, Xiankui Xiong, Xuanpeng Zhu, Yibo Fan. 1-5 [doi]
• Design of Wireless In-Wheel Motor Drive with S/CP CompensationXin Felix Chen, Chi K. Tse, Qianhong Chen. 1-5 [doi]
• A Fast Transient Response Capless LDO Regulator Achieving -78 dB of PSR Up to 2 MHzXiang Cheng, Huihua Liu, Jingzhi Zhang, Yiming Yu, Yunqiu Wu, Chenxi Zhao, Kai Kang. 1-5 [doi]
• Analysis and Design of Constant-Slope Voltage-to-Time ConvertersSanteri Porrasmaa, Okko Järvinen, Ilia Kempi, Kari Stadius, Marko Kosunen, Jussi Ryynänen. 1-5 [doi]
• A Highly Parallel Capacitive Sensing Circuit for High-Throughput Thin-Film Transistor Digital Microfluidic ChipsLingxiao Qian, Congwei Liao, Yuhan Zhang, Yong Le, Shengdong Zhang. 1-5 [doi]
• Memristor-based hardware and algorithms for higher-order Hopfield optimization solver outperforming quadratic Ising machinesMohammad Hizzani, Arne Heittmann, George Higgins Hutchinson, Dmitrii Dobrynin, Thomas Van Vaerenbergh, Tinish Bhattacharya, Adrien Renaudineau, Dmitri B. Strukov, John Paul Strachan. 1-5 [doi]
• Toward Scalable Laboratories in Signals and Systems: Content, Deployment, and GradingYousef Helal, Naomi Sagan, Drake Lin, Anmol Parande, Dominic Carrano, Babak Ayazifar. 1-5 [doi]
• 2·ns Comparator with Dynamic-cum-Body Bias Technique in SOISaurabh Dhiman, Hitesh Shrimali. 1-5 [doi]
• An Energy Efficient Delay Element with Self-shutoff Logic and Delay ExtensionCan Liang, Zeyu Cai. 1-5 [doi]
• Minimax Design of M-D Interpolated FIR Filters using Convex-Concave ProcedurePathmapirian Nanthakumar, Chamira U. S. Edussooriya, Chamith Wijenayake, Arjuna Madanayake. 1-5 [doi]
• Channel Estimation and Equalization Design with SNR Decision Based Universal Threshold for Sub-THz Single Carrier Baseband ReceiverFeng-Ju Liao, Chung-Lun Tu, Shyh-Jye Jou. 1-5 [doi]
• Audio-Visual Cross-Modal Generation with Multimodal Variational Generative ModelZhubin Xu, Tianlei Wang, Dekang Liu, Dinghan Hu, Huanqiang Zeng, Jiuwen Cao. 1-5 [doi]
• NMM-Based Patient-Specific Temporally-Adaptive Stimulation Optimization for Seizure ControlRojin Salahi, Hossein Kassiri. 1-5 [doi]
• Energy Efficient Accurate and Approximate Modified Adders for Ternary MultipliersL. Hemanth Krishna, Nandit Kaushik, Srinivasu Bodapati. 1-5 [doi]
• A Single-Stage Four-Phase Dual-Output Regulating Rectifier With Ultrafast Transient Response Using Double-Frequency Current-Wave ModulationWeiyan Li, Xianren Hao, Xiaguang Li, Yan Ma, Jingjing Liu, Huaxi Zhang 0003, Xiaoyang Zeng, Zhiyuan Chen 0002. 1-5 [doi]
• Redefining Clock Network Construction: The Nested Flex Paradigm for Enhanced PPA DynamicsLakshmi Sarvaani P, Subba Ramkumar Reddy Annapalli, Vikramkumar Pudi. 1-5 [doi]
• A High-Throughput Lossless Image Compression Engine Optimized for Compression RatioSiqi Cai, Yuzhou Chen, Wenhui Zhang, Zeyuan Jin, Gang Wang, Hao Chen, Guanghui He. 1-5 [doi]
• An Event-Driven High-Speed Imaging and Trace Detection ROIC for Cryogenic Infrared FPAsMingzhong He, Yufei Ai, Wengao Lu, Yi Zhuo, Qingjiang Xia, Runkun Zhu, Yacong Zhang, Zhongjian Chen. 1-5 [doi]
• A 0.2 pJ/bit, Energy-Efficient, Half-Rate Hybrid Circuit Topology at 6-Gb/s in 1.2V, 65 nm CMOSPrema Kumar Govindaswamy, Mursina Khatun, Vijay Shankar Pasupureddi. 1-5 [doi]
• An FPGA Implementation of An Event-Driven Unsupervised Feature Extraction Algorithm for Pattern RecognitionPhilip C. Jose, Ying Xu, André van Schaik, Runchun Wang. 1-5 [doi]
• Time Domain Analysis of Secondary Stage With Series Resonance Driving Rectifier LoadWing-Hung Ki, Yuan Yao, Chi-Ying Tsui. 1-4 [doi]
• A Digital Pre-Distortion Technique for High-Linearity, Low-Power, Compact, Phase InterpolatorsZhaowen Wang, Hongzhe Jiang, Peter R. Kinget. 1-5 [doi]
• A Fully-Parallel Reconfigurable Spiking Neural Network Accelerator with Structured Sparse ConnectionsMingyang Li, Yirong Kan, Renyuan Zhang, Yasuhiko Nakashima. 1-5 [doi]
• Q-learning Assisted LASSO-based Thermal Sensor Placement for Thermal-aware Multi-core SystemsKun-Chih Jimmy Chen, Leiqi Wang. 1-5 [doi]
• Battery Modeling with Mittag-Leffler FunctionShahenda M. Abdelhafiz, Mohammed E. Fouda, Ahmed G. Radwan. 1-4 [doi]
• Design of a multi-channel high-sensitivity electrochemical interface IC based on organic electrochemical transistors (OECT)Yuan Ma, Shangbin Liu, Chao Xie, Yahao Song, Lan Yin, Milin Zhang 0001. 1-5 [doi]
• Performance Analysis of Underwater Optical Wireless Video Communication SystemsRajeev Kumar Kottilingal, Nandakumar Nambath. 1-5 [doi]
• Dynamic Resource Management in Reconfigurable SoC for Multi-Tenancy SupportSohyeon Kim, Injun Choi, Minkyu Je, Ji-Hoon Kim. 1-5 [doi]
• A Semi-Folded Based High-Power-Efficiency FFT for Frequency Offset EstimateLiyu Lin, Jingguo Wu, Xiaoyang Zeng, Yun Chen. 1-5 [doi]
• A Ready-to-Use RTL Generator for Systolic Tensor Arrays and Analysis Using Open-Source EDA ToolsJooyeon Lee, Donghun Lee, Jaeha Kung. 1-5 [doi]
• A Scalable and PVT Invariant Spiking Neuron Using Asynchronous CMOS LogicDante Loi, Javier Granizo, Luis Hernández 0003. 1-5 [doi]
• A 99.8-dB SNDR 10kHz-BW Second-Order DT Delta-Sigma Modulator with Single OTA and Enhanced Noise-CouplingJiaju Lu, Siqi Zhang, Wang Ling Goh, Yuan Gao. 1-5 [doi]
• Cooperative Emergence in Structured Populations Mixed with Imitation and Aspiration Learning DynamicsZhizhuo Zhou, Jing Zhang, Zhihai Rong. 1-5 [doi]
• Handover Management through Reconfigurable Intelligent Surfaces for VLC under Blockage ConditionsKapila W. S. Palitharathna, Anna Maria Vegni, Panagiotis D. Diamantoulakis, Himal A. Suraweera, Ioannis Krikidis. 1-5 [doi]
• Enhancing Memory Capacity of Reservoir Computing with Delayed Input and Efficient Hardware Implementation with Shift RegistersSoshi Hirayae, Kanta Yoshioka, Atsuki Yokota, Ichiro Kawashima, Yuichiro Tanaka, Yuichi Katori, Osamu Nomura, Takashi Morie, Hakaru Tamukoh. 1-5 [doi]
• 2, 2.9-μW Pulse-Frequency-Modulation based Temperature Sensor with 40-mK ResolutionChiyuan Zhang, Nan Chen 0003, Douming Hu, Fang Zhu, Yuesheng Pu, Libin Yao. 1-4 [doi]
• REVBiT: REVerse Engineering of BiTstream for LUT Extraction & Logic IdentificationAnmol Singh Narwariya, Chetan Talele, Pabitra Das, Amit Acharyya. 1-5 [doi]
• A nonlinear model of air-gapped ferrite-core inductors for SMPS applicationsAlessandro Ravera, Andrea Formentini, Matteo Lodi, Alberto Oliveri, Marco Storace. 1-5 [doi]
• Two-stage Adaptive Compressive Sensing and Reconstruction for Terahertz Single-Pixel ImagingYu-Kai Zhang, Che-Yu Chou, Shang-Hua Yang, Yuan-Hao Huang. 1-5 [doi]
• An Enhanced Resubstitution Algorithm for Area-Oriented Logic OptimizationAndrea Costamagna, Alan Mishchenko, Satrajit Chatterjee, Giovanni De Micheli. 1-5 [doi]
• Live Demonstration: Real-time audio and visual inference on the RAMAN TinyML acceleratorAdithya Krishna, Ashwin Rajesh, Hitesh Pavan Oleti, Anand Chauhan, Shankaranarayanan H, André van Schaik, Mahesh Mehendale, Chetan Singh Thakur. 1 [doi]
• An Efficiency-Enhanced Active Rectifier with Offset-Controlled Comparators for WPT SystemsYuxuan Jiang, Zhiqiang Xu 0002, Esther Rodríguez-Villegas. 1-5 [doi]
• Power System Events Classification Technology Based on Deep-LearningXin Lei, Hongwei Ma, Bin Liu, Zhen Li. 1-5 [doi]
• Capacitor-Less Buck-Boost Converter Using Integrated Planar Inductor-Capacitor Fabricated with Nanotechnology ProcessesHaitham M. Kanakri, Euzeli Cipriano dos Santos, Maher E. Rizkalla. 1-5 [doi]
• A 28nm Energy-Area-Efficient Row-based pipelined Training Accelerator with Mixed FXP4/FP16 for On-Device Transfer LearningWei Lu, Han-Hsiang Pei, Jheng-Rong Yu, Hung-Ming Chen, Po-Tsang Huang. 1-5 [doi]
• Smart Clothing using Antenna and Memristive ANNElizabeth George, Sruthi Pallathuvalappil, Alex Pappachen James. 1-5 [doi]
• A 174.8 dB FoMs CT-ΔΣ ADC with Integrated ISFET Sensor and Noise-Shaping EnhancementChen Wang, Yuanqi Hu. 1-5 [doi]
• Toward Accurate Analysis of Channel Charge Injection in SAR ADCs' Capacitive DACsAlireza Ahrar, Jianxiong Xu, Mohammad Reza Pazhouhandeh, Antoine Frappé, Mostafa Rahimi Azghadi, Amirali Amirsoleimani. 1-5 [doi]
• ANN-based Accurate and Fast Post-Route QoR Data Prediction Methodology from Pre-Clock Tree Synthesis by Skipping CTS and RoutingArpit Jain, Pabitra Das, Amit Acharyya, Rakesh MB. 1-5 [doi]
• Parallel AIG Refactoring via Conflict BreakingYe Cai, Zonglin Yang, Liwei Ni, Junfeng Liu, Biwei Xie, Xingquan Li. 1-5 [doi]
• A field deployable imaging system for detecting microplastics in the aquatic environmentJianqing Huang, Yuxing Li, Yanmin Zhu, Edmund Y. Lam. 1-5 [doi]
• High Voltage Transformer Condition Monitoring Using Memristive Echo State NetworksVineeta Vasudevan Nair, Anilkumar P, Alex James. 1-5 [doi]
• SRAM-Based Digital CIM Macro for Linear Interpolation and MACZhiting Lin, Yunlong Liu, Yaling Wang, Yue Zhao, Chunyu Peng, Xiulong Wu. 1-5 [doi]
• System Integration of Xilinx DPU and HDMI for Real-Time Inference in PYNQ Environment With Image EnhancementJonathan J. Sanderson, Syed Rafay Hasan. 1-5 [doi]
• DNA: DC Nodal Analysis Attack for Analog CircuitsVaibhav Venugopal Rao, Kyle Juretus, Ioannis Savidis. 1-5 [doi]
• Using Negative-R Assisted Integrators in Wide-band Delta-Sigma ModulatorsAhmed Abdelaal, Michael Pietzko, Jonathan Ungethüm, John G. Kauffman, Maurits Ortmanns. 1-5 [doi]
• A Near-Eye DVS-Based End-to-End Eye Tracking Processor for AR/VR ApplicationsShihang Tan, Jiayu Huang, Quanshu Yan, Lirong Zheng 0001, Zhuo Zou. 1-5 [doi]
• Dynamic Gradient Sparse Update for Edge TrainingI-Hsuan Li, Tian-Sheuan Chang. 1-5 [doi]
• Bifurcation phenomena observed from two-variable spiking neuron integrated circuitTakemori Orima, Yoshihiko Horio, Satoshi Moriya, Shigeo Sato. 1-5 [doi]
• Generalized Few-Shot 3D Point Cloud SegmentationShuqian Yang, Henhui Ding, Xudong Jiang. 1-5 [doi]
• An Energy-Efficient Object Detection System in IoT with Dynamic Neuromorphic Vision SensorsZehao Li, Wenhao Lu, Yuncheng Lu, Junying Li, Yucen Shi, Yuanjin Zheng, Tony Tae-Hyoung Kim. 1-5 [doi]
• Machine Learning with Real-time and Small Footprint Anomaly Detection System for In-Vehicle GatewayYi Wang, Yuanjin Zheng, Yajun Ha. 1-5 [doi]
• Advancing In-Home Gait Monitoring: A Feasibility Study of Upper Limb Swing Analysis Using FMCW RadarEasha, Gaurab Banerjee. 1-5 [doi]
• Data-Free Learning for Lightweight Multi-Weather Image RestorationPei Wang, Hongzhan Huang, Xiaotong Luo, Yanyun Qu. 1-5 [doi]
• Securing On-Chip Learning: Navigating Vulnerabilities and Potential Safeguards in Spiking Neural Network ArchitecturesNajmeh Nazari, Kevin Immanuel Gubbi, Banafsheh Saber Latibari, Muhtasim Alam Chowdhury, Chongzhou Fang, Avesta Sasan, Setareh Rafatirad, Houman Homayoun, Soheil Salehi. 1-5 [doi]
• DAC Element Mismatch Shaping Algorithms in Incremental Delta-Sigma ADCsOmar Ismail, Paul Kaesser, John G. Kauffman, Maurits Ortmanns. 1-5 [doi]
• Configurable and Intelligent Switched CMOS Current Driver Powering Arrays of Electrothermal Actuators for MEMS SwitchesAllan Riboullet, Frédéric Nabki, Yves Blaquière, Glenn E. R. Cowan. 1-5 [doi]
• SNN Modeling of Cricket Auditory Network with Izhikevich Model Optimized by PSOJiaying Lin, Ryuji Nagazawa, Koichi Tokunaga, Kien Nguyen 0002, Hiroo Sekiya, Hiroyuki Torikai, Won-Joo Hwang. 1-5 [doi]
• Formal Verification For Cyclic Quantum Walk CircuitsBenedicto James Sitou Campbell, Sudarshan K. Srinivasan. 1-5 [doi]
• A New Method for Source Number Estimation in the Presence of Unknown Nonuniform NoiseMengxia He, S. C. Chan 0001. 1-5 [doi]
• Axial Attention Transformer for Fast High-quality Image Style TransferYuxin Liu, Wenxin Yu, Zhiqiang Zhang, Qi Wang, Lu Che. 1-5 [doi]
• A Reconfigurable Fused Multiply-Accumulate For Miscellaneous Operators in Deep Neural NetworkLei Lei, Zhiming Chen. 1-5 [doi]
• Feature Extraction of Neuronal Activity by Attractor Reconstruction in Neural Networks with Delayed CouplingsYoko Uwate, Marie Engelene J. Obien, Urs Frey, Yoshifumi Nishio. 1-5 [doi]
• An Energy-Efficient Graphene-based Spiking Neural Network Architecture for Pattern RecognitionNicoleta Cucu Laurencin, Charles Timmermans, Sorin Dan Cotofana. 1-5 [doi]
• An Iterative Image Inpainting Method Using Mask ShrinkingHaruka Matano, Haixin Wang, Jinjia Zhou. 1-5 [doi]
• FPGA Implementation of SFO for OFDM-based Network Enabled Li-Fi SystemTrio Adiono, Erwin Setiawan, Michael Jonathan, Rahmat Mulyawan, Nana Sutisna, Infall Syafalni, Wasiu O. Popoola. 1-5 [doi]
• A 24.6-29.6GHz Hybrid Sub-Sampling PLL with Tri-State Integral Path Achieving 44fs Jitter and -254.8dB FOM in 28nm CMOSZhongkai Wang, Minsoo Choi, Paul Kwon, Zhaokai Liu, Bozhi Yin, Kyoungtae Lee, Kwanseo Park, Ayan Biswas, Jaeduk Han, Sijun Du, Elad Alon. 1-5 [doi]
• RecogNoise: Machine-Learning-Based Recognition of Noisy Segments in Electrocardiogram SignalsAmin Aminifar, Soheil Khooyooz, Anice Jahanjoo, Salar Shakibhamedan, Nima Taherinejad. 1-5 [doi]
• Analysis of Current-Commutating Passive and Active Mixers for mmWave ApplicationsKimi Jokiniemi, Kaisa Ryynänen, Joni Vähä, Kari Stadius, Jussi Ryynänen. 1-5 [doi]
• Live Demonstration: Real-Time Object Detection & Classification System in IoT with Dynamic Neuromorphic Vision SensorsZehao Li, Wenhao Lu, Yuncheng Lu, Junying Li, Yucen Shi, Yuanjin Zheng, Tony Tae-Hyoung Kim. 1 [doi]
• Low-latency Buffering for Mixed-precision Neural Network Accelerator with MulTAP and FQPipeYike Li, Zheng Wang 0027, Wenhui Ou, Chen Liang, Weiyu Zhou, Yongkui Yang, Chao Chen. 1-5 [doi]
• FPGA based Adaptive Receive Apodization Design for Diagnostic Ultrasound ImagingGayathri Malamal, Mahesh Raveendranatha Panicker. 1-4 [doi]
• Equilibrium-Based Learning Dynamics in Spiking ArchitecturesMalyaban Bal, Abhronil Sengupta. 1-5 [doi]
• Agriculture Impact on Climate Change and Climate Change Impact on Agriculture - Low Power DesignVictor Grimblatt. 1-5 [doi]
• Double locally active memristor-based inductor-free chaotic circuitQingdian Geng, Yan Liang, Zhenzhou Lu, Herbert Ho-Ching Iu, Guangyi Wang. 1-5 [doi]
• Flip-Around Level-Shifting For Switched-Capacitor Amplifiers to Improve the Closed-Loop Settling of Floating-Inverter AmplifiersR. S. Ashwin Kumar. 1-5 [doi]
• Enhancing Performance of SAR ADC through Supervised Machine LearningSumukh Prashant Bhanushali, Arindam Sanyal. 1-5 [doi]
• Hybrid Event-Frame Neural Spike Detector for Neuromorphic Implantable BMIVivek Mohan, Wee-Peng Tay, Arindam Basu. 1-5 [doi]
• Two-Step Spike Encoding Scheme and Architecture for Highly Sparse Spiking-Neural-NetworkSangyeob Kim, Sangjin Kim, Soyeon Um, Soyeon Kim, Hoi-Jun Yoo. 1-5 [doi]
• An FPGA-Based Reconfigurable Accelerator for Convolution-Transformer Hybrid EfficientViTHaikuo Shao, Huihong Shi, Wendong Mao, Zhongfeng Wang 0001. 1-5 [doi]
• Moving Object Detection in Shallow Underwater using Multi-Scale Spatial-Temporal LacunarityShaofeng Zou, Xuyang Wang 0003, Tao Yuan, Kaihui Zeng, Guolin Li, Xiang Xie. 1-5 [doi]
• P2E-LGAN: PPG to ECG Reconstruction Methodology using LSTM based Generative Adversarial NetworkRashmi Kumari, Surita Sarkar, Debeshi Dutta, Pabitra Das, Amit Acharyya. 1-5 [doi]
• Current-Steering DAC Architecture Design for Amplitude Mismatch Error MinimizationRamin Babaee, Shahab Oveis Gharan, Martin Bouchard 0001. 1-4 [doi]
• Video Assisted Face Recognition in Smart ClassroomLi-wen Wang, Wan-Chi Siu, Yi-Hao Cheng, H. Anthony Chan. 1-5 [doi]
• Novel SRAM based Temporary Memory for PVT Variation Tolerant Analog In-Memory ComputingSivakumar Elangovan, Porus Vangala, Yeshwanth Sunnapu, Khalid Shaikh, Udayan Ganguly, Maryam Shojaei Baghini. 1-5 [doi]
• A 24V-to-1V Hybrid Converter With Adaptive Dead Time Control for Point-of-Load ApplicationsGuozhen Chang, Yang Liu, Wing-Hung Ki. 1-5 [doi]
• Similarity-Aware Fast Low-Rank Decomposition Framework for Vision TransformersYuan-June Luo, Yu-Shan Tai, Ming-Guang Lin, An-Yeu Andy Wu. 1-5 [doi]
• Swin Transformer for Pedestrian and Occluded Pedestrian DetectionJung-An Liang, Jian-Jiun Ding. 1-5 [doi]
• A Fully Integrated LDO Using Synchronous VTC and Asynchronous Step Detection Recovery for Under-1 V Supply Voltage ApplicationYufei Sun, Wan Wang, Na Kang, Jing Fu, Xiaoya Fan, Yanzhao Ma. 1-5 [doi]
• A Timing-Shared Adaptive Sensing Methodology for Low-Voltage SRAMYongliang Zhou, Zhen Yang, Yiming Wei, Xiao Lin, Saiai Wu, Wenjuan Lu, Chunyu Peng, Xin Li, Xiulong Wu. 1-5 [doi]
• An Ultra-Low Power Time-Domain based SNN Processor for ECG ClassificationHaodong Fan, Liang Chang 0002, Junlu Zhou, Xi Yang, Shuisheng Lin, Jun Zhou 0017. 1-5 [doi]
• An Efficient Sparse-Aware Summation Optimization Strategy for DNN AcceleratorDanqing Zhang, Baoting Li, Hang Wang, Xuchong Zhang, Hongbin Sun. 1-5 [doi]
• Wideband DOA Estimation Based on Tensor Completion and DecompositionKangning Li, Qing Shen, Wei Liu, Min Wang. 1-5 [doi]
• Enhancing Cross-Modal Understanding for Audio Visual Scene-Aware Dialog Through Contrastive LearningFeifei Xu, Wang Zhou, Guangzhen Li, Zheng Zhong, Yingchen Zhou. 1-5 [doi]
• Learning-Based Conditional Image CompressionTianma Shen, Wen-Hsiao Peng, Huang-Chia Shih, Ying Liu. 1-5 [doi]
• Associative Memory Function Using Coupled Oscillators with Sparse CouplingKento Fukuta, Yoko Uwate, Yoshifumi Nishio. 1-4 [doi]
• An emergent EV dispatching method to enhance the resilience of power-transportation coupling systemsJie Yang, Xi Zhang, Xingtang Wu. 1-4 [doi]
• Gated Ring Oscillator Time Amplifier with Pico-Second Sensitivity and Applications in All-Digital Variable-Gain Time IntegratorFei Yuan. 1-5 [doi]
• A 1536-Element Ku-Band Dual-Polarized Transmit Phased Array for SATCOM ApplicationSicheng Sun, Yijiu Zhao, Yanze Zheng, Naixin Zhou, Yongling Ban. 1-5 [doi]
• A PVT-Robust Open-loop Gm-Ratio ×16 Gain Residue Amplifier for >1 GS/s Pipelined ADCsDiogo Dias, João Goes, Tiago L. Costa. 1-5 [doi]
• Three Coils, High-Resolution Receiver Positioning System for Wireless Power TransferJiaxing Zhang, Jiayang Li, Dai Jiang, Andreas Demosthenous. 1-4 [doi]
• Live Demonstration: A Video Denoising Co-processor with Non-local Means Algorithm for FHD 30fps Image SensorRuoheng Yao, Shengming Zhou, Zhiyue Gao, Yangyi Zhang, Yiwei Luo, Lei Chen, Fengwei An. 1 [doi]
• A 2.4GHz Sub-passive RF Down-converter with Trans-frequency Current-reusing scheme achieving Low Flicker Noise and High LinearityYan Zhao, Chao Chen, Wenjing Zhang, Jun Yang. 1-5 [doi]
• A Highly Reliable PPG Authentication System Based on an Improved AI Model with Dynamic Weighted Triplet Loss FunctionYang Yang, Wai-Chi Fang. 1-5 [doi]
• CTC: Continuous-Time Convolution based Multi-Attack Detection for Sensor NetworksMohammad Mezanur Rahman Monjur, Qiaoyan Yu. 1-5 [doi]
• Interface Trap Analysis in Multi-Fin FinFET Technology: a Crucial Reliability Issue in Digital ApplicationJyoti Patel, Sankalp Rai, Vivek Kumar, Sudeb Dasgupta. 1-5 [doi]
• An Efficient Hardware Volume Renderer for Convolutional Neural Radiance FieldsXuexin Wang, Yunxiang He, Xiangyu Zhang, Pingqiang Zhou, Xin Lou. 1-5 [doi]
• Side-channel Attacks Targeting Classical-Quantum Interface in Quantum ComputersYerzhan Mustafa, Selçuk Köse. 1-5 [doi]
• Mismatch calibration strategy for query-driven AER read-out in a memristor-CMOS neuromorphic chipLuis A. Camuñas-Mesa, Teresa Serrano-Gotarredona, Bernabé Linares-Barranco. 1-5 [doi]
• Efficient Probabilistic Optimal Power Flow Assessment Using an Adaptive Stochastic Spectral Embedding Surrogate ModelXiaoting Wang, Jingyu Liu, Xiaozhe Wang. 1-5 [doi]
• Low-Power Collision Avoidance Memristive Circuit for Swarms of Miniature RobotsIoannis K. Chatzipaschalis, Theodoros Panagiotis Chatzinikolaou, Emmanouil Stavroulakis, Evangelos Tsipas, Iosif-Angelos Fyrigos, Antonio Rubio 0001, Georgios Ch. Sirakoulis. 1-5 [doi]
• PEFSL: A deployment Pipeline for Embedded Few-Shot Learning on a FPGA SoCLucas Grativol, Lubin Gauthier, Mathieu Léonardon, Jérémy Morlier, Antoine Lavrard-Meyer, Guillaume Muller 0001, Virginie Fresse, Matthieu Arzel. 1-5 [doi]
• Behavior of Phase-Inversion Waves on Coupled Van der Pol Oscillators as a TorusKyosuke Yasuda, Masayuki Yamauchi. 1-5 [doi]
• Prospectives on the Use of ChatGPT in Education: Pros and Cons With a Classical ApproachGordana Jovanovic-Dolecek, Andres Rojas. 1-5 [doi]
• A Resource-Constrained Spatio-Temporal Super Resolution ModelDa Hyeon Jung, Min-Wu Jeong, Xuan Truong Nguyen, Chae-Eun Rhee. 1-5 [doi]
• A Transient Response Improved Digital LDO with an Approximate CEAG Analog-to-Frequency Domain ConverterFanyang Li, Tao Yin, Faxiang Wang, Zhanpeng Yuan. 1-4 [doi]
• Enhancing ML model accuracy for Digital VLSI circuits using diffusion models: A study on synthetic data generationPrasha Srivastava, Pawan Kumar, Zia Abbas. 1-5 [doi]
• A Method for Out-of-Distribution Detection in Encrypted Mobile Traffic ClassificationYuzhou Tong, Yongming Chen, Bah-Hwee Gwee, Qi Cao 0002, Sirajudeen Gulam Razul, Zhiping Lin 0001. 1-5 [doi]
• Rapid Diagnostics for Colorectal Cancer using Lab-on-Chip Technology with Machine LearningCalista Adele Yapeter, Costanza Gulli, Katerina-Theresa Mantikas, Francis Lali, Nicolas Moser 0001, Constantinos Simillis, Melpomeni Kalofonou, Pantelis Georgiou. 1-5 [doi]
• A 2.56-µs Dynamic Range, 31.25-ps Resolution 2-D Vernier Digital-to-Time Converter (DTC) for Cell-MonitoringHeng-Yu Liu, Lin-Hung Lai, Wen-Yue Lin, Yu-Wei Lu, Yi-Wei Lin, Chen-Yi Lee. 1-5 [doi]
• Research Experiences for Teachers on Chip DesignJohn Hu, James Stine, Wooyeol Choi 0001, Erin Dyke. 1-5 [doi]
• An FPGA-Based Accelerator Enabling Efficient Support for CNNs with Arbitrary Kernel SizesMiaoxin Wang, Xiao Wu, Jun Lin 0001, Zhongfeng Wang 0001. 1-5 [doi]
• A DEM Structure Based on Random Combination Group Encoding toward a Reduced Circuit AreaYujie Xian, Jiyi Liu, Shang Ma, Bowen Li, Runsen Yan, Mengtao Yang. 1-5 [doi]
• A V-Band Low-Phase-Noise VCO with Transformer-Based Gm-Boosting TechniqueBiao Wang, Xiangyu Meng, Fangfei Ming. 1-4 [doi]
• Improved RF Performance with Buried Power Rail and Contact over Active Gate in Nanosheet FETsHao-Chi Chiu, Vita Pi-Ho Hu. 1-5 [doi]
• Complex Motion Planning for Quadruped Robots Using Large Language ModelsXiang Zhang, Run He, Kai Tong, Shuquan Man, Jingyu Tong, Haodong Li, Huiping Zhuang. 1-5 [doi]
• Prediction of Subharmonic Oscillation in SIMO DC-DC Converter with Ordered Power Distributive Control in CCM and Peak Current ModeZhewen Yu, Fangyu Mao, Yan Lu 0002. 1-5 [doi]
• MAC-DO: DRAM-Based Multi-Bit Analog Accelerator Using Output StationaryMinki Jeong, Wanyeong Jung. 1-5 [doi]
• Constrained Sorter Design using Zero-One PrincipleSangil Han, Jaehee Kim, Dongyun Kam, Byeong Yong Kong, Mijung Kim, Young-Seok Kim, Youngjoo Lee. 1-5 [doi]
• Low Quantization Error Readout Circuit with Fully Charge-Domain Calculation for Computation-in-Memory Deep Neural NetworkAo Shi, Yizhou Zhang, Lixia Han, Zheng Zhou, Yiyang Chen, Lifeng Liu, Linxiao Shen, Peng Huang 0004, Xiaoyan Liu, JinFeng Kang. 1-5 [doi]
• 2-D Wideband DOA Estimation with Circular Arrays Based on the Difference Co-Array ConceptHantian Wu, Qing Shen, Wei Liu, Zheng Fu, Chenxi Liao. 1-5 [doi]
• tinyRadar: LSTM-based Real-time Multi-target Human Activity Recognition for Edge ComputingSatyapreet Singh Yadav, Shreyansh Anand, Adithya M. D, Dasari Sai Nikitha, Chetan Singh Thakur. 1-5 [doi]
• SuperHCA: A Super-Resolution Accelerator with Sparsity-Aware Heterogeneous Core ArchitectureZhicheng Hu, Jiahao Zeng, Xin Zhao, Liang Zhou, Liang Chang. 1-5 [doi]
• Loop Filter Design Considerations for Noise-Shaping in SAR ADCsAnamika Sharma, Luv Pandey, Paras Garg, Rajesh Zele. 1-5 [doi]
• Sub-THz CMOS Phased-Array Transceiver Design for 6GKenichi Okada. 1-4 [doi]
• Machine Learning for SRAM Stability AnalysisJihene Bouhlila, Felix Last, Rainer Buchty, Mladen Berekovic, Saleh Mulhem. 1-5 [doi]
• Analysis for optimizer based on spiking-neural oscillator networks with a simple network topologyTomoyuki Sasaki, Hidehiro Nakano. 1-5 [doi]
• 2 Buck Converter With Delay-Insensitive Response and Adaptive On-Time Extension During Load TransientLingfeng Zhu, Wing-Hung Ki, Yue Zhong, Xiaofei Ma 0004, Junmin Jiang. 1-4 [doi]
• Optimisation of RO-PUF Design Parameters for Minimising the Effective Area per PUF BitBjoern Driemeyer, Holger Mandry, David-Peter Wiens, Joachim Becker, Maurits Ortmanns. 1-5 [doi]
• FIRNet: Forward-Inverse Reinforcement Network For Image Restoration Through Scattering MediaPengfei Qi, Yi Wang, Xue Feng, Yuanjin Zheng. 1-5 [doi]
• Epilepsy Seizure Detection and Prediction using an Approximate Spiking Convolutional TransformerQinyu Chen, Congyi Sun, Chang Gao 0002, Shih-Chii Liu. 1-5 [doi]
• A 12-bit 75 MS/s Asynchronous SAR ADC with Gain-Boosting Dynamic ComparatorRenhe Chen, Albert Lee, Yongqi Hu, Hao Xu, Xufeng Kou. 1-5 [doi]
• Improving the Accuracy of Analog-Based In-Memory Computing Accelerators Post-TrainingCorey Lammie, Athanasios Vasilopoulos, Julian Büchel, Giacomo Camposampiero, Manuel Le Gallo, Malte J. Rasch, Abu Sebastian. 1-5 [doi]
• Calculating Color Differences of Images via Siamese Neural NetworkYixuan Gao, Xiongkuo Min, Xiaohong Liu 0001, Lei Sun, Yonglin Luo, Zuowei Cao, Guangtao Zhai. 1-5 [doi]
• An 11-Bit 12 GS/s Beam-Forming Receiver ADC for a 2x2 Antenna Array utilizing True Time-Delay with 68 dBc SFDR and 55 dB SNDREnne Wittenhagen, Dominik Wilding, Patrick Kurth, Sebastian Linnhoff, Frowin Buballa, Urs Hecht, Patrick J. Artz, Friedel Gerfers. 1-5 [doi]
• A Wide-Bandwidth Supply Modulator using Binary Switched-Capacitor dc-to-dc ConvertersLoai G. Salem. 1-5 [doi]
• PAPS-OVQA: Projection-Aware Patch Sampling for Omnidirectional Video Quality AssessmentChunyi Li, Zicheng Zhang, Haoning Wu 0001, Kaiwei Zhang, Lei Bai 0001, Xiaohong Liu 0001, Guangtao Zhai, Weisi Lin. 1-5 [doi]
• Nonvolatile and SEU-Recoverable Latch Based on FeFET and CMOS for Energy-Harvesting DevicesAibin Yan, Zhuoyuan Lin, Guangzhu Liu, Qingyang Zhang, Zhengfeng Huang, Jie Cui, Xiaoqing Wen, Patrick Girard 0001. 1-5 [doi]
• A Probability Method to Estimate the State of a Digital Resonate-And-Fire Neuron without Running a SimulationTrung-Khanh Le, Trong Tu Bui, Duc-Hung Le. 1-5 [doi]
• A Tunable FDD Duplexer using Electrical Balance with N-Path FiltersH. S. Trinath Tammisetti, Nikhil Malgundkar, Abhishek Kumar. 1-5 [doi]
• Live Demonstration: 5-bit signed SRAM-based DNN CIM for Image RecognitionÓscar Pereira-Rial, Daniel García-Lesta, Lorenzo Vaquero, P. López, Víctor M. Brea 0001, Diego Cabello. 1 [doi]
• Bandwidth Enhancement Techniques for Large-Area VLC ReceiversAmany Kassem, Izzat Darwazeh. 1-5 [doi]
• A Reconfigurable Multimodal Sensor Interface IC Based on Direct-Conversion ΔΣ Modulator StructureJimin Koo, Yoontae Jung, Sein Oh, Sunglim Han, Sohmyung Ha, Minkyu Je. 1-5 [doi]
• Efficient FFT-Based CNN Acceleration with Intra-Patch Parallelization and Flex-Stationary DataflowShine Parekkadan Sunny, Satyajit Das. 1-5 [doi]
• Neuromorphic Energy Efficient Stress Detection System using Spiking Neural NetworkAjay B. S, Madhav Rao, Phani Pavan K. 1-5 [doi]
• A Reduced Spiking Neural Network Architecture for Energy Efficient Context-Dependent Reinforcement Learning TasksHira Rasheed, Peyman Mirtaheri, Ali Muhtaroglu. 1-5 [doi]
• Amorphous Silicon Single Photon Avalanche Diode Integrated with Memristor for Short Term Memory Based Rapid Passive QuenchingZidu Li, Phil David Börner, Soumya Shatakshi Panda, Maurice Müller, Andreas Bablich, Peter Haring Bolívar, Bhaskar Choubey. 1-5 [doi]
• Stable Diffusion with Memristive Cellular Neural NetworksAndrás Horváth. 1-5 [doi]
• HWSim: Hardware Similarity Learning for Intellectual Property Piracy DetectionZirui Jiang, Xiao Ji, Yiran He, Haihua Shen. 1-5 [doi]
• A 1.37 μW, 1.68 μVrms ECG AFE with Embedded DC-Servo Loop, Digital Calibration Unit and Three-State Ripple Reduction LoopHuiwen Shi, Yuchen Bao, Zihong He, Yongfu Li, Yanhan Zeng. 1-5 [doi]
• Inverter-Based Amplifier with Active Frequency Compensation and Adaptive Voltage ScalingLuis Henrique Rodovalho, Orazio Aiello. 1-5 [doi]
• Hardware Acceleration of Phase and Gain Control for Analog BeamformingXinhao Mao, Ziyu Guo, Jun Han 0003, Bo Hu, Xiaoyang Zeng. 1-5 [doi]
• A Scalable Multi-Chip YOLO Accelerator With a Lightweight Inter-Chip AdapterJicheon Kim, Chunmyung Park, Eunjae Hyun, Xuan Truong Nguyen, Hyuk-Jae Lee. 1-5 [doi]
• Massive MIMO Signal Detection using SRAM-based In-Memory ComputingMihir Kavishwar, Naresh Shanbhag. 1-5 [doi]
• Two-step Classification Neuron Circuits for Low-power and High-integration SNN SystemsDa-Hyeon Youn, Gyuwon Kam, Minkyu Song, Soo Youn Kim. 1-5 [doi]
• A 12V-to-1~1.8V Tri-Path Series-Capacitor Converter with Reduced Inductor Current and Full-Range Duty Cycle for Point-of-Loads ApplicationHaoxin Cai, Bin Li, Zhaohui Wu. 1-5 [doi]
• Stability Prediction of Δ∑ Modulators using Artificial Neural NetworksPaul Kaesser, Sebastian Kaltenstadler, Joschua Conrad, Johannes Wagner 0003, Omar Ismail, Maurits Ortmanns. 1-5 [doi]
• A One-Point-Trimmed 18.4 ppm/°C On-Chip Oscillator with Capacitively-Biased-Diode-based Quasi-Digital Temperature CompensationYonghong Kuang, Yekan Chen, Tianyi Cai, Qi Zhang, Zipeng Cheng, Bo Zhao 0003, Yuxuan Luo. 1-5 [doi]
• Artificial-Intelligence-Driven RF Carrier Aggregation Filter For 6G ApplicationPierre Courouve, Ali Al Shakoush, Cedric Dehos, Laurent Ouvry. 1-5 [doi]
• Hardware-Implemented Calibration Based on Sinusoidal Fitting for Hybrid Pipeline ADCYuguo Xiang, Yutong Zhao, Dayan Zhou, Danfeng Zhai, Junyan Ren, Fan Ye 0001. 1-5 [doi]
• Tri-Directional Decoder for Edge Discontinuity ClassificationJiayue Wang, Hyuk-Jae Lee, Hansang Cho, Byungsoo Kang, Hyunmin Jung. 1-5 [doi]
• A Dual-Slope BlueFMCW Radar for Simultaneous Mitigation Against Close-in DRFM and Frequency Domain Spoofing AttacksSoham Lakhote, Easha, Gaurab Banerjee. 1-5 [doi]
• Impact of S/D Extension Length and Sheet Stacking on Transient Behavior of Nanosheet FETsShobhit Srivastava, Sachin Doge, Sourabh Panwar, Shashidhara M, Vivek Garg, Shivendra Yadav, Lomash Chandra, Abhishek Acharya. 1-4 [doi]
• On-Chip 5&6-GHz RF Energy Harvesting System for Implantable Medical DevicesPranay Kamal Miriyala, P. Nitin Srinivas, Nagaveni S. 1-5 [doi]
• In-Memory Encryption using XOR-based Feistel Cipher in SRAM ArrayKavitha S, Bhupendra S. Reniwal. 1-5 [doi]
• A Steady-state Operation Based Online Parameter Identification Method of Output Capacitor for DC-DC Buck ConvertersChio-Hong Leong, Chi-Kong Wong, Cheng Gong, Chi-Seng Lam. 1-5 [doi]
• VPU-CIM: A 130nm, 33.98 TOPS/W RRAM based Compute-In-Memory Vector Co-ProcessorChithambara Moorthii J, Vinay Rayapati, Nanditha Rao, Manan Suri. 1-5 [doi]
• A Compact and Low-Power Column Readout Circuit based on Digital Delay ChainMinkyu Yang, Changjoo Park, Wanyeong Jung. 1-5 [doi]
• A 5V-Input Sub-1V-Output Single-Inductor Multi-Path Hybrid Buck Converter Achieving 96.1% Peak Efficiency with 250mΩ DCR InductorJiebao Li, Yongfu Li, Yanhan Zeng. 1-5 [doi]
• A Novel Ergodic Cellular Automaton Asthma Model: Reproductions of Nonlinear Dynamics of Asthma and Efficient FPGA ImplementationIsaki Yamamoto, Hiroyuki Torikai. 1-5 [doi]
• A Flexible FPGA-Based Accelerator for Efficient Inference of Multi-Precision CNNsXinyan Liu, Xiao Wu, Haikuo Shao, Zhongfeng Wang 0001. 1-5 [doi]
• A Non-trimmed, 7 MHz and 52 ppm/°C Relaxation Oscillator with Loop Errors Compensation from -40°C to 165°CJianlin Xia, Yongjia Li, Zhongyuan Fang, Jin Wu, Feng Lin 0001, Weifeng Sun. 1-5 [doi]
• Design Automation for Charge Recovery LogicYilmaz Ege Gonul, Leo Filippini, Junghoon Oh, Ragh Kuttappa, Scott Lerner, Mineo Kaneko, Baris Taskin. 1-5 [doi]
• Few-shot Class-agnostic Counting with Occlusion Augmentation and LocalizationYuejiao Su, Yi Wang, Lei Yao, Lap-Pui Chau. 1-5 [doi]
• Reducing Power Consumption in LNA by Utilizing EEG Signals as Basis Matrix in Compressed SensingRiku Matsubara, Daisuke Kanemoto, Tetsuya Hirose. 1-5 [doi]
• Investigation of Influence of APCMA-based Wireless Communication on Neural Computation in Wireless Spiking Neural NetworksNaoki Wakamiya. 1-4 [doi]
• Asymmetric Neural Image Compression with High-Preserving InformationKai Hu, Yu Liu 0004, Fang Xu, Renhe Liu, Han Wang, Shenghui Song 0001. 1-5 [doi]
• A 2.1/5.2-NEF/PEF Capacitively Coupled Instrumentation Amplifier with Fast - Settling for BiosensorJunwen Zhang, Xiaopeng Yu, Zhenghao Lu, Nianxiong Nick Tan, Xinjie Wu, Chenxu Jiang, Haowei Lu 0001, Zhong Tang. 1-5 [doi]
• A Precise and Reliable Engine Knock Detection Utilizing Meta ClassifierAmirhossein Moshrefi, Yves Blaquière, Frederic Nabki. 1-5 [doi]
• rd-order Noise Shaped Multistage Open-Loop Current Controlled Oscillator-based ADC with Non-Linearity CompensationNordin Zbida, Susana Patón, Eric Gutierrez. 1-5 [doi]
• Novel High Frequency Antenna Sensor to Detect On-Line Partial Discharge SignalsYange Wang, Wensong Wang, Zhou Shu, Yanshu Guo, Shiquan Wang, Yuanjin Zheng. 1-5 [doi]
• An S-band SiGe BiCMOS Transmitter for an NV Center Based Quantum MagnetometerHadi Lotfi, Michal Kern, Thomas Unden, Jochen Scharpf, Ilai Schwartz, Philipp Neumann, Jens Anders. 1-5 [doi]
• Energy Efficient FPGA-Based Binary Transformer Accelerator for Edge DevicesCongpeng Du, Seok-Bum Ko, Hao Zhang 0041. 1-5 [doi]
• Low DRAM Memory Access and Flexible Dataflow Convolutional Neural Network Accelerator based on RISC-V Custom InstructionYi-Fan Chen, Yu-Jen Chang, Ching-Te Chiu, Ming-Long Huang, Geng-Ming Liang, Chao-Lin Lee, Jenq Kuen Lee, Ping-Yu Hsieh, Wei-Chih Lai. 1-5 [doi]
• Reconfigurable Precision SRAM-based Analog In-memory-compute Macro DesignJinane Bazzi, Rachid Jamil, Dana El Hajj, Rouwaida Kanj, Mohammed E. Fouda, Ahmed M. Eltawil. 1-5 [doi]
• Enhancing the PE Utilization for Multi-Precision Systolic Array via Optimizing Computation LatencyJing Feng, Mei Wen, Xin Ju, Junzhong Shen, Yang Guo 0003. 1-5 [doi]
• A Wireless Biosensor Node for Real-Time Crop Monitoring in Precision AgricultureAndrea Boni, Edoardo Graiani, Valentina Bianchi, Ilaria De Munari, Michele Caselli. 1-5 [doi]
• CLFusion: 3D Semantic Segmentation Based on Camera and Lidar FusionTianyue Wang, Rujun Song, Zhuoling Xiao, Bo Yan 0007, Haojie Qin, Di He 0002. 1-5 [doi]
• Integrating a hippocampus memory model into a neuromorphic robotic-arm for trajectory navigationDaniel Casanueva-Morato, Pablo Lopez-Osorio, Enrique Piñero-Fuentes, Juan Pedro Dominguez-Morales, Fernando Perez-Peña, Alejandro Linares-Barranco. 1-5 [doi]
• Bayesian Inference Accelerator for Spiking Neural NetworksPrabodh Katti, Anagha Nimbekar, Chen Li, Amit Acharyya, Bashir M. Al-Hashimi, Bipin Rajendran. 1-5 [doi]
• A 2.793µW Near-Threshold Neuronal Population Dynamics Simulator for Reliable Simultaneous Localization and MappingZhengzhe Wei, Boyi Dong, Yuqi Su, Yi Wang, Chuanshi Yang, Yuncheng Lu, Chao Wang, Tony Tae-Hyoung Kim, Yuanjin Zheng. 1-5 [doi]
• Co-optimized training of models with synaptic delays for digital neuromorphic acceleratorsAlberto Patiño-Saucedo, Roy Meijer, Paul Detterer, Amirreza Yousefzadeh, Laura Garrido-Regife, Bernabé Linares-Barranco, Manolis Sifalakis. 1-5 [doi]
• A 140-dB Dynamic Range Digital PPG Front-end IC with An Integrated MoSe2 Photodiode for Wearable Non-invasive Pulse OximetryYu Liu 0014, Chao Chen, Yixuan Huang, Qiao He, Jiang Wu. 1-5 [doi]
• Development of an Initial Value Input System for a Ring of Coupled Four OscillatorsFumito Shinomiya, Masayuki Yamauchi. 1-5 [doi]
• Evolution Strategy and Controlled Residual Convolutional Neural Networks for ADC Calibration in the Absence of Ground TruthZhe Hu, Bowen Zhang, He Tang, Jia Pan, Xizhu Peng. 1-5 [doi]
• Fault Detection and Location of Transmission Lines Based on Convolutional Neural NetworkYangyang Jiang, Chang Sun, Yongxiang Xia, Haicheng Tu, Chunshan Liu. 1-5 [doi]
• A Self-Calibrated Sampling Noise Cancellation Technique for Noise-Shaping SAR ADCZhengyuan Lou, Meng Xu, Yuekang Guo, Jing Jin 0005, Jianjun Zhou. 1-5 [doi]
• A Hyperdimensional Computing Architecture with 4.4x Energy Efficiency in 65nm CMOSFredrick Angelo R. Galapon, Anastacia B. Alvarez. 1-5 [doi]
• A 24-71-GHz Tri-Mode Mixer Using Harmonic Selection for Multi-Band 5G NRDongfan Xu, Minzhe Tang, Yi Zhang 0092, Zheng Li 0021, Atsushi Shirane, Kenichi Okada. 1-4 [doi]
• HeNCoG: A Heterogeneous Near-memory Computing Architecture for Energy Efficient GCN AccelerationSeung-Eon Hwang, Duyeong Song, Jongsun Park. 1-5 [doi]
• Online Self-Adaptive Estimation and Compensation Design for DC Voltage Offset, Frequency-Independent, and Frequency-Dependent IQ Mismatch in Sub-THz Digital Baseband TransceiverChia-Jung Lee, Chung-Lun Tu, Shyh-Jye Jou. 1-5 [doi]
• Compact Temperature Sensor with Voltage-Ratio Current-Independent Output for Reference Independent Data ConversionKwabena Oppong Banahene, Randall L. Geiger. 1-5 [doi]
• Conure: Surrogate-based Artwork Generator for RFCMOS Integrated InductorsHabibur Rahman, Adrian M. Llop Recha, Stefano Fasciani, Pål Gunnar Hogganvik, Kristian Gjertsen Kjelgård, Dag Trygve Wisland. 1-5 [doi]
• A PCA Acceleration Algorithm For WiFi Sensing And Its Hardware ImplementationHe Wang, Qitong Wang 0006, Leilei Huang, Chunqi Shi, Runxi Zhang. 1-5 [doi]
• A Hardware Efficient Matrix Multiplications Scheme with Dynamic Precisions and Dimensions for Massive MIMO SystemsQiuyu Cheng, Yakun Zhou, Chentao Liang, Zuofeng Zhang, Jienan Chen. 1-5 [doi]
• Detection of Fake Images Focused on Few Local BlocksTakumi Owada, Kenya Jin'no. 1-5 [doi]
• A 409mV, Sub-10nW Power-on Reset Circuit Using Adaptive Accuracy Adjustment for Low Voltage ApplicationsHeng You, Dashan Shi, Delong Shang, Yumei Zhou, Shushan Qiao. 1-5 [doi]
• An Energy-Autonomous and Battery-Free Resistive Sensor using a Time-Domain to Digital Conversion with Bluetooth Low Energy connectivityMario Costanza, Antonino Pagano, Samuel Margueron, Ilenia Tinnirello, Roberto La Rosa. 1-5 [doi]
• Effective Resource Model and Cost Scheme for Maze Routing in 3D Global RoutingZirui Li, Jianwang Zhai, Zixuan Li, Zhongdong Qi, Kang Zhao. 1-5 [doi]
• An End-to-End Deep-Learning-Based Indirect Time-of-Flight Image Signal ProcessorAn-Nan Xiong, Yuzhong Jiao, Xuejiao Liu, Manto Yung, Xianghong Hu, Luhong Liang, Jie Yuan, Mansun Chan. 1-5 [doi]
• High-Accuracy Stress Detection Using Wrist-Worn PPG SensorsAnice Jahanjoo, Nima Taherinejad, Amin Aminifar. 1-5 [doi]
• Design Considerations for DC-DC Voltage Regulators in Distributed Vertical Power Delivery SystemsSriharini Krishnakumar, Mingeun Choi, Ramin Rahimzadeh Khorasani, Rohit Sharma, Madhavan Swaminathan, Satish Kumar, Inna Partin-Vaisband. 1-5 [doi]
• Neimark-Sacker bifurcation in DC-DC converter with photovoltaic moduleHiroyuki Asahara, Takuji Kousaka. 1-4 [doi]
• A 105-dB SFDR 16-bit SAR ADC with a Window Capacitor Calibration SchemeQi-Fen Zeng, Chia-Hui Tien, Yung-Hui Chung. 1-4 [doi]
• A Compact 140nW/input Winner-Take-All Circuit for Spiking Neural NetworksGaurav R, Abhishek A. Kadam, Ajay Kumar Singh, Laxmeesha Somappa, Maryam Shojaei Baghini, Udayan Ganguly. 1-5 [doi]
• Pseudo-Differential Time-to-Amplitude Converter for LGAD Based Particle DetectorsSimone Giroletti, Lodovico Ratti, Carla Vacchi. 1-5 [doi]
• Enhancing Identifiability of PUFs with Built-in Compensation through Nonlinear TransformationsRaúl Aparicio-Téllez, Miguel Garcia-Bosque, Guillermo Díez-Señorans, Santiago Celma. 1-5 [doi]
• Design of Class-Φ3 Power OscillatorYutaro Komiyama, Wenqi Zhu, Akihiro Konishi, Kien Nguyen 0002, Hiroo Sekiya. 1-5 [doi]
• Strengthening Critical Power Network Branches for Cascading Failure MitigationBiwei Li, Dong Liu 0012, Junyuan Fang, Xi Zhang 0007, Chi K. Tse. 1-5 [doi]
• Fault Diagnosis for Hybrid AC/DC Power System Based on Convolutional Neural Network with Transfer LearningChang Sun, Yifan Zuo, Jinyue Lu, Yongxiang Xia, Haicheng Tu, Chunshan Liu. 1-5 [doi]
• A Reduced-Fractional-Spur DPLL Based on Cyclic Single-Delay-Pair Vernier TDCPing Lu, Minhan Chen, Shaishav Desai. 1-5 [doi]
• 2 2-T Thin-Oxide OTP Antifuse with Reliability Enhanced by Auto Shut-off Program Logic for Low-Power ApplicationsHaoyu Li, Dong Wang, Jiazheng Zhou, Junhua Liu, Huailin Liao. 1-5 [doi]
• Neural-Inspired Dendritic Multiplication Using a Reconfigurable Analog Integrated CircuitJordan Edwards, Luke Parker, Suma George Cardwell, Frances S. Chance, Scott Koziol. 1-5 [doi]
• Efficient FPGA Resource Utilization in Wired-Logic Processors Using Coarse and Fine Segmentation of LUTs for Non-Linear FunctionsDongzhu Li, Tianqi Zhao, Kenji Kobayashi, Atsutake Kosuge, Mototsugu Hamada, Tadahiro Kuroda. 1-5 [doi]
• Hybrid Digital/Analog Memristor-based Computing Architecture for Sparse Deep Learning AccelerationQilin Zheng, Shiyu Li, Yitu Wang, Ziru Li, Yiran Chen 0001, Hai (Helen) Li. 1-5 [doi]
• A Feedback Self-adaptive Body Biasing-based RF-DC Rectifier for Highly-sensitive RF Energy HarvestingJun Yin, Elisa Pantoja, Yimin Gao, Mircea R. Stan. 1-5 [doi]
• DMT 3L4W: A 3-Lane 4-Wire Signaling With Discrete Multitone Modulation for High-Speed Wireline Chip-to-Chip InterconnectsSeoyoung Jang, Jaewon Lee, Yujin Choi, Donggeon Kim, Gain Kim. 1-5 [doi]
• A 91 dB SNDR Calibration-Free Fully-Passive Noise-Shaping SAR ADC with Mismatch Error ShapingYu Lu, Hongwei Shen, Qingsong Zhang, Pengfei Jiang, Tianyue Sun, Yuxin Liao, Mengjiao Li, Hao Min. 1-5 [doi]
• An Area-Efficient, DC-Coupled VCO-Based CT ΔΣM with Input-TR-DAC for Neural RecordingWoobean Lee, Yoontae Jung, Hyuntak Jeon, Jimin Koo, Sein Oh, Soon-Jae Kweon, Minkyu Je. 1-5 [doi]
• Optimization of TDM Using Single-ended Transmission for Multi-FPGA PlatformsHaoyu Liao, Yuan Li, Puguang Liu, Qiang Wang, Mingche Lai, Xingyun Qi. 1-5 [doi]
• 28 GHz VCO Using Magnetically Tuning Trifilar Transformer in Cryogenic CMOS ApplicationTai-Jung Hsu, Jhih-Hao Hong, Kuang-Wei Cheng. 1-5 [doi]
• A Hybrid High-voltage Regulating Charge Pump for Electrokinetic ConcentrationAida Aberra, Muhammad Abrar Akram, Soon-Jae Kweon, Jongmin Kim, Kim-Hoang Nguyen, Gichan Yun, Minkyu Je, Yong-Ak Song, Sohmyung Ha. 1-5 [doi]
• A 0.816nW 12.3pS Tunable Low-Gm Transconductor for Bio-electrical Signal AcquisitionFeng Yan, Bingjun Xiong, Wenji Mo, Kangkang Sun, Jian Guan, Jingjing Liu. 1-5 [doi]
• A High Dynamic Range Feedback Compensation Front-End for Unlimited Sampling ASDM ADCBinqiang Dan, Hui Qian 0002, Zhongfeng Wang 0001. 1-5 [doi]
• Explainable automated data estimation in Logic State Imaging of embedded SRAMSamuel Chef, Chung Tah Chua, Jing Yun Tay, Chee Lip Gan. 1-5 [doi]
• A Low-Power Lock-in Amplifier Suitable for Implementation on a Programmable System on-ChipTakahiro Fujita, Kazuyuki Wada. 1-5 [doi]
• Accelerating Frequency-domain Convolutional Neural Networks Inference using FPGAsYi Chen, Bosheng Liu, Yongqi Xu, Jigang Wu, Xiaoming Chen, Peng Liu 0045, Qingguo Zhou, Yinhe Han 0001. 1-5 [doi]
• Exploring the Global Dynamics of Networks Trained through Equilibrium PropagationGianluca Zoppo, Fernando Corinto, Marco Gilli. 1-5 [doi]
• A 19 fJ/op, Low-Offset StrongARM Latch Comparator for Low-Power High-Speed ApplicationsAbdullah Alshehri 0003, Khaled N. Salama, Hossein Fariborzi. 1-5 [doi]
• A Switched-Photovoltaic Ladder DC-DC Converter for High Harvesting Efficiency under Nonuniform IlluminationLoai G. Salem. 1-5 [doi]
• Walsh-domain Neural Network for Power Amplifier Behavioral Modelling and Digital PredistortionCel Thys, Rodney Martinez Alonso, Antoine Lhomel, Maxandre Fellmann, Nathalie Deltimple, Francois Rivet, Sofie Pollin. 1-5 [doi]
• A 199 μW, 82.9% Efficiency Current Driver with Active Common-Mode Reduction for Impedance-Based Tactile SensorsZhentao Wu, Yu Wu 0007, Andreas Demosthenous. 1-4 [doi]
• Circuit Partitioning for Multi-Core Quantum Architectures with Deep Reinforcement LearningArnau Pastor, Pau Escofet, Sahar Ben Rached, Eduard Alarcón, Pere Barlet-Ros, Sergi Abadal. 1-5 [doi]
• Single Slope ADC with Reset Counting for FeFET-based In-Memory ComputingNellie Laleni, Sahana Padma, Thomas Kämpfe, Taekwang Jang. 1-5 [doi]
• Reinforcement-Learning-Based Foggy-Aware Optimal Placement Method for Analog and MixedSignal CircuitsMirvala Sadrafshari, Octavia Dobre, Lihong Zhang. 1-5 [doi]
• 2 Heterogeneous Neuromorphic Chip With Fullerene-like Interconnection Topology for Edge-AI ComputingP. J. Zhou, Q. Yu, M. Chen, Y. C. Wang, L. W. Meng, Y. Zuo, N. Ning, Y. Liu, S. G. Hu, G. C. Qiao. 1-5 [doi]
• Amalgamating Knowledge for Comprehensive Classification with Uncertainty SuppressionLebin Li, Ning Jiang 0002, Jialiang Tang, Xinlei Huang. 1-5 [doi]
• A 1.35-ppm/°C Temperature Coefficient, 86-dB PSR Voltage Reference With 1-mA Load Driving CapabilityHaiyang Guo, Zhongyuan Fang, Haonan Fan, Shen Xu, Xueyong Zhang, Weifeng Sun. 1-5 [doi]
• A Novel Balanced Detection Based Optoelectronic Front End Circuit for FMCW LiDAR SystemWenming Zhu, WeiTao Yuan, Dan Wu, Yuansheng Zhao, Zhenghao Lu, Guoyi Yu, Yu Yu, Chao Wang. 1-4 [doi]
• Mantissa-Aware Floating-Point Eight-Term Fused Dot Product UnitWen Wang, Bingjie Xia, Bing Xiong, Xiaoxia Han, Peng Liu. 1-5 [doi]
• MAGNet: A Convolutional Neural Network with Multi-Scale and Global Attention Modules for Medical Image SegmentationSubrato Bharati, M. Omair Ahmad, M. N. S. Swamy. 1-5 [doi]
• Enhancing Real-Time Video Streaming with Joint Frame Size and Rate AdaptationHengchao Wang, Ziyu Zhong, Jiaoyang Yin, Yiling Xu, Le Yang 0001. 1-5 [doi]
• A Study on Hybrid Optimization Methods using Lévy Flight and Differential Evolution MechanismsTakuya Shindo, Nobuhiko Itoh. 1-4 [doi]
• A BJT-Based Fully Integrated 16-bit ZOOM Temperature Sensor with an Inaccuracy of 0.28°C (3σ) from -40°C to 125°C using improved 1-point CalibrationXiaowei Zhang, Fuyue Qian, Jianxiong Xi, Lenian He. 1-5 [doi]
• A Constant-Quiescent-Current and Fast-Transient CL-LDO with 99.99% Efficiency Using Dynamic Embedded Slew-Rate Enhancement CircuitYue Wang, Aiying Guo, Jianhua Zhang, Jingjing Liu. 1-5 [doi]
• A 28 nm 8.2-11.1 GHz Class-C Digitally Controlled Oscillator with 40 kHz Tuning ResolutionLantao Wang, Johannes Bastl, Tim Lauber, Kenny Vohl, Jonas Meier, Andreas Köllmann, Ulrich Möhlmann, Michael Hanhart, Ralf Wunderlich, Stefan Heinen. 1-4 [doi]
• A 10b 400MS/s 2x-Time-Interleaved 2-Then-1b/Cycle SAR ADC in 90nm CMOSWei-Chung Lin, Yung-Chi Chang, Yung-Hui Chung. 1-5 [doi]
• Precise and Tunable TΩ Pseudo-Resistors Based on Process-Independent pA-level Current Sources and DACsJiahe Li 0012, Ruoyu Chu, Ziqi Li, Hongming Lyu. 1-5 [doi]
• A 4×4 MIMO Discrete Multitone Wireline Transceiver With Far-End Crosstalk Cancellation For ADC-Based High-Speed Serial LinksJaewon Lee, Seoyoung Jang, Yujin Choi, Donggeon Kim, Matthias Braendli, Marcel A. Kossel, Andrea Ruffino, Thomas Morf, Pier Andrea Francese, Gain Kim. 1-5 [doi]
• PUF-based Lightweight Mutual Authentication Protocol for Internet of Things (IoT) DevicesKamal Raj, Srinivasu Bodapati, Anupam Chattopadhyay. 1-5 [doi]
• A Narrowband RF Front End in 22-nm FD-SOI Featuring a Programmable Low-Noise Amplifier with a Configurable Noise-Power Trade-OffMarco Gonzalez, Pol Maistriaux, David Bol. 1-5 [doi]
• A Scalable RISC-V Vector Processor Enabling Efficient Multi-Precision DNN InferenceChuanning Wang, Chao Fang, Xiao Wu, Zhongfeng Wang 0001, Jun Lin 0001. 1-5 [doi]
• Machine Learning Based Design of Magnetic Coupler for Wireless Power TransferWenhua Ding, Yufei Wang, Tingyu Chen, Mengna Luo, Jinpeng Lei, Yaofeng Liang, Zhicong Huang. 1-4 [doi]
• Interleaving Active Feedback in Inverter-Based Optical Receivers for Bandwidth Extension and Linearity ImprovementSara Radfar, Glenn E. R. Cowan. 1-5 [doi]
• A 40nm 24.6TOPS/W Scalable EfficientDet Processor for Object DetectionYu-Chuan Chuang, Ming-Guang Lin, Chi-Tse Huang, Chieh-Fang Teng, Cheng-Yang Chang, Yi-Ta Chen, An-Yeu Andy Wu. 1-5 [doi]
• High-Precision Noise-Shaping SAR ADC using KT/C Noise Cancellation within CIFF Path for Brain-Machine Interface ApplicationFukun Su, Mingqi Sun, Chao Wang, Xian Tang. 1-5 [doi]
• FPGA-based Hardware Software Co-design to Accelerate Brain Tumour SegmentationVinay Rayapati, Gogireddy Ravi Kiran Reddy, Gandi Ajay Kumar, Saketh Gajawada, Sanampudi Gopala Krishna Reddy, Nanditha Rao. 1-5 [doi]
• A Hardware Instruction Generation Mechanism for Energy-Efficient Computational MemoriesLéo De La Fuente, Jean-Frédéric Christmann, Manuel Pezzin, Matthias Remars, Olivier Sentieys. 1-5 [doi]
• FPGA Implementation for Large Scale Reservoir Computing based on Chaotic Boltzmann MachineShigeki Matsumoto, Yuki Ichikawa, Nobuki Kajihara, Hakaru Tamukoh. 1-5 [doi]
• Realization of Reading-based Ternary Łukasiewicz Logic using Memristive DevicesFeng Liu, Xianyue Zhao, Ziang Chen, Christopher Bengel, Nan Du, Stephan Menzel. 1-5 [doi]
• A 250MΩ Input Impedance a-IGZO Front-End for Biosignal Acquisition from Non-Contact ElectrodesKyle van Oosterhout, Martijn Timmermans, Marco Fattori, Eugenio Cantatore. 1-5 [doi]
• Optimized Transformer Models: ℓ′ BERT with CNN-like Pruning and QuantizationMuhammad Hamis Haider, Stephany Valarezo-Plaza, Sayed Muhsin, Hao Zhang, Seok-Bum Ko. 1-5 [doi]
• On Optimizing Deep Neural Networks Inference on CPUs for Brain-Computer Interfaces using Inference EnginesOkba Bekhelifi, Nasr-Eddine Berrached. 1-5 [doi]
• A 825 MHz 2.83 µW -70 dBm Sensitivity Wake-up Receiver with Resonant Noise MatchingQinghao Liu, Chuanshi Yang, Yange Wang, Chun-Huat Heng, Yuanjin Zheng. 1-5 [doi]
• Automatic Personality Recognition via XLNet with Refined Highway and Switching Module for ChatbotOscal T.-C. Chen, Cheng-Hong Tsai, Manh-Hung Ha. 1-5 [doi]
• A GaN-Based Gate Driver with Adaptive Charge Sharing Bootstrap Technique to Improve the Conduction LossTsung-Wen Sun, Yung-Tang Hsu, Tsung-Heng Tsai, Chia-Chan Chang. 1-4 [doi]
• A 420 GOPS/W CGRA with a Configurable MAC and Dynamic TruncationYi Sheng Chong, Rakshith Harish, Rajesh Chandrasekhara Panicker, Vishnu P. Nambiar, Anh-Tuan Do. 1-5 [doi]
• A 0.77-pJ/bit 40-Gb/s/pin Single-Ended Hybrid DAC-Based Transmitter for Memory InterfacesSanghyuk Seo, Yong-Un Jeong, Jaekwang Yun, Jaewook Kim, Suhwan Kim. 1-5 [doi]
• Adaptive Informative Semantic Knowledge Transfer for Knowledge DistillationRuijian Xu, Ning Jiang 0002, Jialiang Tang, Xinlei Huang. 1-5 [doi]
• A Capacitor-less Hybrid LDO for Low Frequency Supply Noise Suppression Achieving 99.87% Efficiency and 3.32ps Response Time in 65nmYaswanth K. Cherivirala, David D. Wentzloff. 1-4 [doi]
• Unsupervised Image Enhancement via Contrastive LearningDi Li 0006, Susanto Rahardja. 1-5 [doi]
• A Low-Noise, Low-Power Neural Signal Amplifier for Deep Brain Stimulation System Chips Tolerating 3V StimulationChia-Hua Hsu, Yu-Wei Lin, Kea-Tiong Tang. 1-5 [doi]
• Low Complexity Deep Learning Aided Channel Estimation Architecture for Vehicular NetworksSyed Asrar ul Haq, Sumit Jagdish Darak, Abdul Karim Gizzini. 1-5 [doi]
• An Attention Network With Self-Supervised Learning for Rheumatoid Arthritis ScoringDeyu Ling, Wenxin Yu, Zhiqiang Zhang, Jinmei Zou. 1-5 [doi]
• Adaptive Weighting Feature Aggregation using Particle Swarm Optimization for Image RetrievalFarzad Sabahi, M. Omair Ahmad, M. N. S. Swamy. 1-5 [doi]
• Hardware Accelerator for Feature Matching with Binary Search TreeMiyuru Thathsara, Siew Kei Lam, Damith Kawshan, Duvindu Piyasena. 1-5 [doi]
• Design and Analysis of an Energy-efficient Duo-Core SRAM-based Compute-in-Memory AcceleratorLih-Yih Chiou, Hong-Ming Shih, Shun-Hsiu Hsu, Zu-Cheng Sheng, Soon-Jyh Chang. 1-4 [doi]
• A CMOS Wideband Linear Low-Noise Amplifier Using Dual Capacitor-Cross-Coupled ConfigurationsBenqing Guo, Jun Chen. 1-4 [doi]
• A 3.55 mJ/frame Energy-efficient Mixed-Transformer based Semantic Segmentation Accelerator for Mobile DevicesJongjun Park, Seryeong Kim, Wonhoon Park, Seokchan Song, Hoi-Jun Yoo. 1-5 [doi]
• A Comprehensive Output Conductance Model Valid in All Regions of InversionChristian C. Enz, Hung-Chi Han, Corentin Délignac, Thierry Taris. 1-5 [doi]
• Analysis of Signal Transmission through Time-Varying Inductively Coupled LinksNagendra Krishnapura. 1-5 [doi]
• Rapid Emulation of Approximate DNN AcceleratorsAmirreza Farahbakhsh, Seyedmehdi Hosseini, Sajjad Kachuee, Mohammad Sharifkhani. 1-5 [doi]
• FPGA Bitstream Fault Injection Attack and Countermeasures on the Sampling Counter in CRYSTALS KyberZiying Ni, Ayesha Khalid, Weiqiang Liu 0001, Máire O'Neill. 1-5 [doi]
• A Compact Low Power Multi-mode Spiking Neuron using Band to Band TunnelingAbhishek A. Kadam, Ajay Kumar Singh, Laxmeesha Somappa, Maryam Shojaei Baghini, Udayan Ganguly. 1-5 [doi]
• On-chip Data Compression Techniques for High-Density Implantable Neural RecordingShantanu Singh Baliyan, Anshul Thakur, Laxmeesha Somappa. 1-5 [doi]
• On the design of reflecting intelligent surfaces for multi-user NOMA communication networksJavad Shabanpour, Constantin Simovski. 1-5 [doi]
• ReShare: A Resource-Efficient Weight Pattern Sharing Scheme for Memristive DNN AcceleratorsShihao Hong, Yeh-Ching Chung. 1-5 [doi]
• Exploring Error Correction Circuits on RISC-V based Systems for Space ApplicationsNazim Altar Koca, Chip-Hong Chang, Anh-Tuan Do, Vishnu P. Nambiar. 1-5 [doi]
• Optimal filtering and smoothing thresholds for high-frequency photoplethysmography signalsStefan Karolcík, Pantelis Georgiou. 1-5 [doi]
• A Differential SPDT T/R Switch for PMUT Biomedical Ultrasound SystemsYaohua Zhang, Dai Jiang, Andreas Demosthenous. 1-4 [doi]
• An Intracortical Wireless Bidirectional Brain-Computer Interface with High Data DensityLinghui Kong, Zhiwei Zhang, Shan Yu, Jingna Mao. 1-5 [doi]
• Edge-weighted Graph Neural Networks for Post-placement Interconnect Capacitance Estimation of Analog CircuitsZhengfeng Wu, Ioannis Savidis. 1-5 [doi]
• Odour Localization in Neuromorphic SystemsThorben Schoepe, Damien Drix, Franz Marcus Schüffny, Rebecca Miko, Samuel Sutton, Elisabetta Chicca, Michael Schmuker. 1-5 [doi]
• Low-Power Encoder and Compressor Design for Approximate Radix-8 Booth MultiplierJiwoo Kim, Gunho Park, Youngjoo Lee. 1-5 [doi]
• FewShotEEG Learning and Classification for Brain- Computer InterfaceSubrato Bharati, M. Omair Ahmad, M. N. S. Swamy. 1-5 [doi]
• A 172.5dB-FoM Hybrid CT/DT Incremental Σ∆Modulator for Direct Current-to-Digital ConversionYinuo Chen, Liang Zou, Cong Tang, Hong Chen, Junyu Wang. 1-5 [doi]
• An Adaptive Common-Mode Cancellation Biopotential Amplifier for Two-Electrode Dynamic ECG RecordingZhong Zhang 0002, Zhangyuan Xie, Qi Yu, Kejun Wu, Jing Li, Ning Ning 0002. 1-5 [doi]
• A Single-Inductor 5: 1 Resonant Switched-Capacitor Ladder Converter with Continuous Voltage Conversion CapabilitySandeep Reddy Kukunuru, Farzan Rezaei, Loai G. Salem. 1-5 [doi]
• A new motor-neuron circuit implementationPaolo Arena, Carlo Famoso, Alessia Li Noce, Alberto Motta, Igor Galati, Luca Patanè. 1-5 [doi]
• MLConnect: A Machine Learning Based Connection Prediction Framework for Error Correction in Recovered CircuitXuenong Hong, Zilong Hu, Han Zhang, Yee-Yang Tee, Tong Lin 0001, Yiqiong Shi, Deruo Cheng, Bah-Hwee Gwee. 1-5 [doi]
• A Capacitor-Less LDO Regulator Compensated by Adaptive Zero for Zero-Load Stability EnhancementShengping Lv, Zhijie Chen, Peng Zhang, Peiyuan Wan, Liuxin Lv, Hanjun Jiang. 1-5 [doi]
• Broadband High-Efficiency Continuous Class-F/F-1 Power Amplifiers with Active Second Harmonic Injection TechniqueChang Liu 0044, Yi Zhao, Yue Yin, He Guan, Hao Zhang, Fadhel M. Ghannouchi. 1-5 [doi]
• An Indirect Time-of-Flight Sensor with Adaptive Multiple Sampling for High Depth PrecisionJung-Hye Hwang, Jubin Kang, Yongjae Park, Insang Son, Kieop Hong, Seong-Jin Kim. 1-5 [doi]
• A 14-bit 6GS/s DAC Achieving >65dBc SFDR with Bilateral Output Impedance Compensation in 22nm CMOSXipeng Xing, Qiji Huang, Tinghua Chen, Haigang Feng, Zhongfeng Wang. 1-5 [doi]
• A Discrete Approach to Dynamic Vision with Single-Photon DetectorsRubén Gómez-Merchán, Juan A. Leñero-Bardallo, Pablo Fernández-Peramo, Ángel Rodríguez-Vázquez. 1-5 [doi]
• ARC: Adaptive Rounding and Clipping Considering Gradient Distribution for Deep Convolutional Neural Network TrainingDahun Choi, Hyun Kim. 1-5 [doi]
• A Closed-Loop Readout Circuit with Voltage Drop Mitigation for Emerging Resistive TechnologiesAndrea Mifsud, Adil Malik, Abdulaziz Alshaya, Peilong Feng, Timothy G. Constandinou. 1-5 [doi]
• Multi-scale Attentive Fusion Network for Remote Sensing Image Change CaptioningCai Chen, Yi Wang 0068, Kim-Hui Yap. 1-5 [doi]
• TPARN: A Network for Enhancing Synthetic Video Quality After 3D-HEVC EncodingZiyi Cao, Tiansong Li, Shaoguo Cui, Kejun Wu, Yan Chen, Longwei Zhong, Hongkui Wang, Li Yu 0003. 1-5 [doi]
• Low-Cost Linearity Testing of High-Resolution ADCs Using Segmentation Modeling and Partial Polynomial FittingDengquan Li, Yexin Zhu, Longsheng Wang, Shubin Liu, Zhangming Zhu. 1-4 [doi]
• High-Order Multilayer Input-Absorptive RF Filter With Wideband Quasi-Flat Group Delay and Multiple Stopband Transmission ZerosLi Yang, Mohamed Malki, José Maria Muñoz-Ferreras, Xi Zhu 0001, Roberto Gómez-García. 1-5 [doi]
• An 8K@120fps Hardware Implementation for Decoder-Side Motion Vector Refinement in VVCJiahao Liu, Leilei Huang, ShuShi Chen, Wei Li, Yibo Fan. 1-5 [doi]
• A Two-step Fine-tuning Assisted Layout Sizing Scheme for Analog/RF CircuitsZhikai Wang, Zuochang Ye, Jingbo Zhou, Xiaosen Liu, Yan Wang 0023. 1-5 [doi]
• Detecting Fake Deposit Attacks on Cross-chain Bridges from a Network PerspectiveKaixin Lin, Dan Lin 0007, Ziye Zheng, Yixiang Tan, Jiajing Wu. 1-5 [doi]
• Towards Fair and Firm Real-Time Scheduling in DNN Multi-Tenant Multi-Accelerator Systems via Reinforcement LearningEnrico Russo 0002, Francesco Giulio Blanco, Maurizio Palesi, Giuseppe Ascia, Davide Patti, Vincenzo Catania. 1-5 [doi]
• Tetris-SDK: Efficient Convolution Layer Mapping with Adaptive Windows for Fast In Memory ComputingKe Dong, Kejie Huang, Bo Wang 0020. 1-5 [doi]
• A Novel Methodology for Processor based PUF in Approximate ComputingAditya Japa, Jack Miskelly, Yijun Cui, Máire O'Neill, Chongyan Gu. 1-5 [doi]
• A Low-Power Predictive Sampling PPG SensorZobair Ebrahimi, Benoit Gosselin. 1-5 [doi]
• Region Motion-based Adaptive Composite Long-Term Reference Coding for VVCXiaozhen Zheng, Yu Liu, Jianglin Wang, Zihao Ren, Shuyuan Zhu, Qingmin Liao. 1-5 [doi]
• A Low-Power Spike Detector Using In-Memory Computing for Event-based Neural FrontendYe Ke, Arindam Basu. 1-5 [doi]
• A 136μW Over 800m Range Backscatter-Like UHF Band TransceiverLing Hao, Keer Gao, Haoyu Bai, Chuancheng Wu, Dong Wang, Sihao Zhang, Jiazheng Zhou, Junhua Liu, Huailin Liao. 1-5 [doi]
• BETA: Binarized Energy-Efficient Transformer Accelerator at the EdgeYuhao Ji, Chao Fang, Zhongfeng Wang 0001. 1-5 [doi]
• 0.5V 32nW Inverter-Based Gm-C Filter for Bio-Signal ProcessingAli Namdari, Orazio Aiello, Daniele D. Caviglia. 1-5 [doi]
• A 1.41µW Motion Sensing Front-End for Passive Infrared SensorsSiyu Wang, David D. Wentzloff. 1-4 [doi]
• LQR and Genetic Algorithms: An Effective Duo for Assessing Control Expenditure and Performance in Dynamic SystemsJosefredo Gadelha da Silva, Márcio J. Lacerda, Ariádne L. J. Bertolin, Jander Santos, Erivelton Geraldo Nepomuceno. 1-5 [doi]
• A Multi-Farm Irrigation Scheduling System (MISS) for Arid and Semi-Arid Regions: A Realistic ScenarioDalhatu Muhammed, Ehsan Ahvar, Shohreh Ahvar, Maria Trocan, Reza Ehsani. 1-5 [doi]
• 3D Partitioning with Pipeline Optimization for Low-Latency Memory Access in Many-Core SoCsSudipta Das, Samuel Riedel, Marco Bertuletti, Luca Benini, Moritz Brunion, Julien Ryckaert, James Myers, Dwaipayan Biswas, Dragomir Milojevic. 1-5 [doi]
• An Active-Perturbation Method to Estimate Online Inertia and Damping in Electric Power SystemsFederico Bizzarri, Angelo Brambilla, Davide del Giudice, Daniele Linaro. 1-5 [doi]
• A 14~18 GHz Compact Double-Pole Triple-Throw Switch Based Multi-Phase Integrated 6-bit Passive Phase ShifterYang Wang, Chenhao Li, Qingyang Dong, Chunyue Bo, Xiuhao Wu, Ke Wei, Xinyu Liu, Weijun Luo. 1-5 [doi]
• A 15-nA quiescent current capacitor-less LDO for sub-1V μW-powered fully-harvested systemsMarco Privitera, Andrea Ballo, Alfio Dario Grasso, Massimo Alioto. 1-5 [doi]
• A Tunable Switched-Capacitor 2-Way Power Divider Based on N-Path FiltersM. Mahmudul Hasan Sajeeb, Sandeep Reddy Kukunuru, Loai G. Salem. 1-5 [doi]
• A Wide Range 2-to-2048 Division Ratio Frequency Divider Using 40-nm CMOS ProcessSoumika Majumder, Venkata Naveen Kolakaluri, Oliver Lexter July A. Jose, Chua-Chin Wang. 1-4 [doi]
• A routing method using chaotic neurodynamics for the transportation networks with the next generation vehiclesTakatoshi Inaba, Konosuke Hiraki, Takafumi Matsuura, Takayuki Kimura. 1-5 [doi]
• Multi-segment Stretchable Strain Sensor using Time Domain ReflectometryCalder Wilson, Matthew L. Johnston. 1-5 [doi]
• A μW-level Multi-channel Calibration-free Spike Detector with High Accuracy based on Stationary Wavelet Transform and Teager Energy OperatorsZhining Zhou, Zichen Hu, Hongming Lyu. 1-5 [doi]
• Live Demonstration: A 5-DC-parameter MOSFET model for circuit design and simulation using open-source EDA toolsGabriel Maranhão, Deni Germano Alves Neto, Márcio Cherem Schneider, Carlos Galup-Montoro. 1 [doi]
• CMOS Implementation of Low-Frequency Pattern Generator for Electrochemical SensingMadhukar Gosula, Ashis Maity. 1-5 [doi]
• Hybrid-Grained Pruning and Hardware Acceleration for Convolutional Neural NetworksYu Li, Shan Cao, Beining Zhao, Wei Zhang, Zhiyuan Jiang. 1-5 [doi]
• A 6-µW AC-Coupled, Two-Step Incremental ∆Σ ADC for High-Density Neural RecordingXiangwei Zhang, Wenhao Liu, Han Yang, Ying Hou, Xiaosong Wang, Yu Liu 0030. 1-4 [doi]
• ASIC Implementation of Efficient 512-Neuron 256K-Synapses Digital Neuromorphic Processor with On-Chip Encoding in 22nmFDXAhmed Zaky Ghonem, Eslam Yahya Tawfik. 1-5 [doi]
• Nanoelectromechanical analog-to-digital converter for low power and harsh environmentsElliott Worsey, Qi Tang, Manu Bala Krishnan, Mukesh Kumar Kulsreshath, Dinesh Pamunuwa. 1-5 [doi]
• An Efficient Hiding Countermeasure with Xilinx MMCM Primitive in Spread ModeThai-Ha Tran, Van-Phuc Hoang, Duc-Hung Le, Trong-Thuc Hoang, Cong-Kha Pham. 1-5 [doi]
• A 24.3-to-44.8 GHz Reconfigurable Dual-Band T/R Front-End with An Implicit Switch-based Antenna Interface Supporting 600MSym/s 64QAMJunlong Gong, Wei Deng 0001, Fuyuan Zhao, Haikun Jia, Wenjing Ye, Ruichen Wan, Baoyong Chi. 1-5 [doi]
• A Multi-constraint and Multi-objective Allocation Model for Emergency Rescue in IoT EnvironmentXinrun Xu, Zhanbiao Lian, Yurong Wu, Manying Lv, Zhiming Ding, Jin Yan, Shan Jiang. 1-5 [doi]
• Integrated Cold-Start of a Boost Converter at 54mV Using a Two-Stage Capacitive Voltage MultiplierShaoting Guan, Haoyu Jiang, Yuxiao Zhao, Yifei Huang, Hao Min. 1-5 [doi]
• A Lossless Compression Algorithm with Hardware Implementation for Dynamic Vision SensorZewei Ding, Shangmei Wang, Yujie Cai, Xiaoyang Zeng, Wenhong Li, Mingyu Wang. 1-5 [doi]
• Live Demonstration: A 1920×1080 129fps 4.3pJ/pixel Stereo-Matching Processor for Low-power ApplicationsZhuoyu Chen, Shengming Zhou, Pingcheng Dong, Ke Li, Wenyue Zhang, Fengwei An, Lei Chen 0001. 1 [doi]
• Finite Set Model Predictive Control for PWM Rectifiers Based on Data-driven Neural Network PredictorLu Liu 0003, Tao Shi, Dan Wang 0001, Nan Gu, Zhouhua Peng. 1-5 [doi]
• A VCO-Based Readout ADC for Quasi-Static Sensing Applications in 3-µm Low-Temperature Poly-Silicon Thin-Film Transistor TechnologyChia-Hsiang Chang, Pang-Cheng Chen, Hsiang-Chi Cheng, Chung-hung Chen, Chun-Yen Lin, Chih-Ting Lin, Tsung-Hsien Lin. 1-5 [doi]
• Feature Points based Residual UNet with Nonlinear Decay Rate for Partial Wet Fingerprint Restoration and RecognitionAn-Ting Hsieh, Ching-Te Chiu, Tsai-Chieh Chen, Mao-Hsiu Hsu, Wenyong Long. 1-5 [doi]
• LWECC: A Lightweight ECC Technology for HPC Accelerators Supporting Multi-granularity Memory AccessLanting Guo, Haiyan Chen, Chen Li 0015, Sheng Liu 0001. 1-5 [doi]
• DehazeDiff: When Conditional Guidance Meets Diffusion Models for Image DehazingLongyu Cheng, Xujin Ba, Yanyun Qu. 1-5 [doi]
• Generated Compressed Domain Images to the Rescue: Cross Distillation from Compressed Domain to Pixel DomainReyhan Kevser Keser, Muhammet Sebul Beratoglu, Behçet Ugur Töreyin. 1-5 [doi]
• Coincidence Detection with an Analog Spiking Neuron Exploiting Ferroelectric PolarizationPaolo Gibertini, Luca Fehlings, Thomas Mikolajick, Elisabetta Chicca, David Kappel, Erika Covi. 1-5 [doi]
• HSViT: A Hardware and Software Collaborative Design for Vision Transformer via Multi-level CompressionHongRui Song, Liang Xu, Ya Wang, Xiao Wu, Meiqi Wang, Zhongfeng Wang. 1-5 [doi]
• An Automatic PCB Imposition Method based on Reinforcement LearningZhaoting Ou, Jienan Chen, Jie Zheng. 1-5 [doi]
• A Novel Design of Ergodic Sequential Logic Integrated Cochlear Model for Reproduction of Nonlinear Compression Characteristics of Mammalian Cochlea and Efficient ImplementationKoki Sone, Hiroyuki Torikai. 1-5 [doi]
• Improving High School Math Engagement with Circuit and Transistor ExamplesAndrew Ash, John Hu. 1-5 [doi]
• A Generalized Heat Kernel Smoothing Filter for Signal Denoising over GraphChien-Cheng Tseng, Su-Ling Lee. 1-5 [doi]
• Flexible Integrated Circuits via Stress-minimized Layout and Ultra-thin ChipMuyao Wang, Bo Wang, Lu Jia, Haicheng Li, Xue Feng. 1-4 [doi]
• Active Student Engagement in STEM Fields to Improve Retention and Graduation RatesMohsin M. Jamali, Sepehr Arbabi, Hossein Hosseini, Lokesh Saharan. 1-5 [doi]
• Boosting the Efficiency of Quantum Divider through Effective Design Space ExplorationSiyi Wang, Eugene Lim, Anupam Chattopadhyay. 1-5 [doi]
• A 16.41 TOPS/W CNN Accelerator with Event-Based Layer Fusion for Real-Time InferenceJiawei Wang, Li Lun, Zhenhui Dai, Yuanyuan Jiang, Xiaoxin Cui. 1-5 [doi]
• An FPGA-based Ultra-High Performance and Scalable Optical Flow Hardware Accelerator for Autonomous DrivingYe Liu, Shuang Hao 0005, Kun Huang, Minghui Yang, Zili Huang, Xiuyuan Qi, Yiting Li, Liang Zhou, Yu Long 0005, Jun Zhou 0017. 1-5 [doi]
• LIRSRN: A Lightweight Infrared Image Super-Resolution NetworkChun-An Lin, Tsung-Jung Liu, Kuan-Hsien Liu. 1-5 [doi]
• An FPGA-Based High-Throughput Dataflow Accelerator for Lightweight Neural NetworkZhiyuan Zhao, Jixing Li, Gang Chen, Zhelong Jiang, Ruixiu Qiao, Peng Xu, Yihao Chen, Huaxiang Lu. 1-5 [doi]
• An Efficient FPGA Implementation of a Simple Lossless Algorithm (SLA) for On-board Satellite Hyperspectral Data CompressionVijay Joshi, J. Sheeba Rani. 1-5 [doi]
• A GaN Driver with Almost Constant dv/dt during Miller Plateau for V-I Overlap Loss ReductionYunzhe Yang, Qiujin Chen, Zaitian Yang, Sijun Du, Mo Huang. 1-5 [doi]
• A design-oriented single-piece short-channel MOSFET modelDeni Germano Alves Neto, Gabriel Maranhão, Márcio Cherem Schneider, Carlos Galup-Montoro. 1-5 [doi]
• Co-simulation Workflow for D-Band Power Amplifier Linearization using Walsh-based DPDAntoine Lhomel, Maxandre Fellmann, Yann Deval, Eric Kerhervé, François Rivet, Nathalie Deltimple. 1-5 [doi]
• Miniaturized and Integrated On-Chip Ag/AgCl Micro-electrodes for Chemical DetectionJing Liang, Xiaotao Jia, Yuanqi Hu. 1-5 [doi]
• Adaptive Digitally-Controlled Active Rectifier-Based Receiver for BioimplantsSayan Sarkar, Yuan Yao, Wing-Hung Ki, Chi-Ying Tsui. 1-5 [doi]
• Leveraging Open Source IC Design Tools for an Undergraduate Microelectronic Circuit Design CourseAstria Nur Irfansyah. 1-5 [doi]
• 7-1, 20-Gb/s, 0.1-pJ/b Pseudo Random Bit Sequence Generator Using Incomplete Settling in 1.2V, 65 nm CMOSPrema Kumar Govindaswamy, Mursina Khatun, Vijay Shankar Pasupureddi. 1-5 [doi]
• Visual question answering based evaluation metrics for text-to-image generationMizuki Miyamoto, Ryugo Morita, Jinjia Zhou. 1-5 [doi]
• A Dual-Mode CMOS Image Sensor Based on in-Pixel Frame DifferencingXu Ren, Liqiao Liu, YanDong He, Gang Du. 1-5 [doi]
• A 422.1 Mpixels/J Tile-based 4K Super Resolution Processor with Variable Bit CompressionWuyoung Jang, Sangho Lee, Jinhoon Jo, Jueun Jung, Donghyeon Han, KyuHo Lee. 1-5 [doi]
• SHP-FsNTT: A Scalable and High-Performance NTT Accelerator Based on the Four-step AlgorithmXiaojie Chen, Weicong Lu, Tao Su, Dihu Chen. 1-5 [doi]
• Most Significant One-Driven Shifting Dynamic Efficient Multipliers for Large Language ModelsBin Gong, Ke Chen 0018, Pengfei Huang, Bi-Wu, Weiqiang Liu 0001. 1-5 [doi]
• A 36nW Ultra-Wideband Wake-Up Receiver with -86dBm Sensitivity and Addressing CapabilitiesFederico Villani, Enea Masina, Thomas Burger, Michele Magno. 1-5 [doi]
• Hardware Implementation of a 16 Channel 0.16 μJ/class Neural Tree for on-chip Seizure DetectionAnal Prakash Sharma, Laxmeesha Somappa. 1-5 [doi]
• A FPGA-based Energy-Efficient Processor for Radar-based Continuous Fall DetectionJuhua Chen, Linxin Yang, Wenbin Ye 0001. 1-5 [doi]
• Density Estimation-based Effective Sampling Strategy for Neural RenderingYunxiang He, Xin Lou. 1-5 [doi]
• A DAC Sharing and Linearization Technique for Time-Interleaved Incremental Delta-Sigma ADCsJesko Flemming, Bernhard Wicht, Pascal Witte. 1-5 [doi]
• NURODE: In-Memory Crossbar Core for Hodgkin-Huxley Model ODE-Based ComputationsAndy Gong, Mostafa Rahimi Azghadi, Roman Genov, Amirali Amirsoleimani. 1-5 [doi]
• Low-noise Image Sensors with Shifted Pseudo-correlated Multiple Sampling MethodSu Yeon Yun, Min Kyu Song, Soo Youn Kim. 1-4 [doi]
• USR-LUT: A High-Efficient Universal Super Resolution Accelerator with Lookup TableXin Zhao, Zhicheng Hu, Liang Chang 0002. 1-5 [doi]
• Retraining-free Constraint-aware Token Pruning for Vision Transformer on Edge DevicesYun-Chia Yu, Mao-Chi Weng, Ming-Guang Lin, An-Yeu Andy Wu. 1-5 [doi]
• A Hardware-Friendly Alternative to Softmax Function and Its Efficient VLSI Implementation for Deep Learning ApplicationsMeng-Hsun Hsieh, Xuan-Hong Li, Yu-Hsiang Huang, Pei-Hsuan Kuo, Juinn-Dar Huang. 1-5 [doi]
• Design Of High-Density Iso-Stable Asymmetric Memory Cell With Upto 10X Reduced LeakageAjay Shroti, Anuj Grover. 1-5 [doi]
• Dynamic Control of Reconfigurable Intelligent Surfaces: An IC-Based MOS Varactor ApproachLoukas Petrou, Marco A. Antoniades, Julius Georgiou. 1-5 [doi]
• 3881 Gbps/W, 3005 µm AES Core with State Based Clock Gating for IoT applicationsZhangyi Pei, Vishnu P. Nambiar, Yi Sheng Chong, Wang Ling Goh, Anh-Tuan Do. 1-5 [doi]
• A Cryogenic Phase-Selection Superconducting Qubit Controller with Envelope-Tracking in 28nm Bulk CMOSYanshu Guo, Wenqiang Huang, Yaoyu Li, Tian Tian, Yange Wang, Shiquan Wang, Zhihua Wang 0001, Hanjun Jiang, Yuanjin Zheng. 1-5 [doi]
• Exploration of Generative AI tools for an Electric Circuits CourseTokunbo Ogunfunmi. 1-5 [doi]
• Time-Encoded Mostly Digital Feature Extraction for Voice Activity Detection TasksYukai Shen, Carlos Perez, Dietmar Straeussnigg, Eric Gutierrez. 1-5 [doi]
• Data harvesting from seabed-mounted observation instruments using optical wireless communication on underewater droneTakao Sawa, Takeshi Nakatani, Yosaku Maeda, Tatsuya Asou. 1-5 [doi]
• A 5.80 ns, 22.77 fJ, Energy Efficient Level Shifter Using Auto Switch LogicCan Liang, Zeyu Cai. 1-5 [doi]
• Design and FPGA Implementation of a Light-Weight Calibration-Friendly Eye Gaze Tracking AlgorithmTianyi Liu, Xuecheng Wang, Guolin Li, Milin Zhang 0001. 1-5 [doi]
• 2 AreaZhicheng Dong, Xiaoteng Zhao, Weitan Huang, Yuan Gao, Depeng Sun, Shubin Liu, Lihong Yang, Zhangming Zhu. 1-5 [doi]
• A Simulated Annealing Based Approach for Near-Optimal Sensor Selection in TDOA Localization SystemBuyuan Zhu, Qinglai Liu, Saihua Xu, Zhiping Lin 0001. 1-5 [doi]
• Near-Field WPT System Design for Concurrent Charging of Two Independent LoadsZhanel Kudaibergenova, Kassen Dautov, Mohammad S. Hashmi. 1-3 [doi]
• Efficient Soft Core Multiplier for Post Quantum Digital SignaturesYasir Ali Shah, Ciara Rafferty, Ayesha Khalid, Safiullah Khan, Khalid Javeed, Máire O'Neill. 1-5 [doi]
• SPRCPl: An Efficient Tool for SNN Models Deployment on Multi-Core Neuromorphic Chips via Pilot RunningLiangshun Wu, Lisheng Xie, Jianwei Xue, Faquan Chen, Qingyang Tian, Yifan Zhou, Ziren Wu, Rendong Ying, Peilin Liu. 1-5 [doi]
• A Memory-Efficient High-Speed Event-based Object Tracking SystemYuncheng Lu, Kaixiang Cui, Yucen Shi, Zehao Li, Junying Li, Wenhao Lu, Yuanjin Zheng, Tony Tae-Hyoung Kim. 1-5 [doi]
• FPSeg: Flexible Promptable Semantic Segmentation for Edge DevicesJan-Christoph Krabbe, Adrian Bauer, Kevin Kollek, Jan-Hendrik Meusener, Anton Kummert. 1-5 [doi]
• Variability Tolerance Analysis of Memristive Wave Cellular AutomataTheodoros Panagiotis Chatzinikolaou, Ioannis K. Chatzipaschalis, Emmanouil Stavroulakis, Evangelos Tsipas, Iosif-Angelos Fyrigos, Antonio Rubio 0001, Georgios Ch. Sirakoulis. 1-5 [doi]
• An SRAM Compute-In-Memory Macro Based on Direct Coupling SAR ADC and DAC ReuseYongteng Ma, Xuliang Yu, Zhichao Tan, Liang Zhao. 1-5 [doi]
• Monolithic 3D Transposable 3T Embedded DRAM with Back-end-of-line Oxide Channel TransistorJungyoun Kwak, Gihun Choe, Junmo Lee, Shimeng Yu. 1-5 [doi]
• A 10-bit 100kS/s SAR ADC With a Monotonic Capacitor Switching Procedure for Single-Ended Inputs in 22nm CMOS FDSOIAlexander Meyer, Kaoru Yamashita, Adilet Dossanov, Martin Maier, Finn Stapelfeldt, Yerzhan Kudabay, Peter Toth, Fa Foster Dai, Hiroki Ishikuro, Vadim Issakov. 1-5 [doi]
• RDLNET: Residual Dense Block based Lightweight Network for Video Super-ResolutionKuan-Hsien Liu, Chih-Jung Wang, Tsung-Jung Liu, Wen-Ren Liu. 1-5 [doi]
• A 0.5V 723nW 84.3dB-SNDR Dynamic Zoom ADC with CLS-Assisted Capacitively-Biased FIAWeiqiang Chen, Lingxin Meng, Yining Zhao, Menglian Zhao, Zhichao Tan. 1-4 [doi]
• Enhancing IoT Security with a Hardware Accelerated Machine Learning Model coupling Autoencoder and Long-Short-Term-Memory for Anomaly DetectionKuchul Jung, Jongseok Woo, Saibal Mukhopadhyay. 1-5 [doi]
• Sub-10nm Standard Cell Library Design Methodology for On-Grid Pin AccessesRung-Bin Lin, Pei-Sheng Lu. 1-5 [doi]
• Dynamic Analysis of RF CMOS Inverter-Based Ring Oscillators using an All-Region MOSFET Charge-Based Model in 28nm FD-SOI CMOSJulien Poupon, Manuel J. Barragán, Andreia Cathelin, Sylvain Bourdel. 1-5 [doi]
• A Biopotential Recording IC with <10-ms-Settling Hybrid DC Servo LoopYegeun Kim, Changhun Seok, Yoontae Jung, Sohmyung Ha, Minkyu Je. 1-5 [doi]
• Algorithm-Hardware Co-Design for Wearable BCIs: An Evolution from Linear Algebra to TransformersSunyoung Park, Wooseok Byun, Minkyu Je, Ji-Hoon Kim. 1-5 [doi]
• Time-based Sensing with Linear Current-to-Time Conversion for Multi-level Resistive MemoryByung-Kwon An, Xueyong Zhang, Anh-Tuan Do, Tony Tae-Hyoung Kim. 1-5 [doi]
• A Method for Swift Selection of Appropriate Approximate Multipliers for CNN Hardware AcceleratorsPeiyao Sun, Haosen Yu, Basel Halak, Tomasz Kazmierski. 1-5 [doi]
• Neural Network Acceleration Using Digit-Plane Computation with Early TerminationShen-Fu Hsiao, Hou-Chun Kuo, Yu Kuo, Kun-Chih Chen. 1-4 [doi]
• BITLITE: Light Bit-wise Operative Vector Matrix Multiplication for Low-Resolution PlatformsVince Tran, Demeng Chen, Roman Genov, Mostafa Rahimi Azghadi, Amirali Amirsoleimani. 1-5 [doi]
• A Chopper-Stabilized Bandgap Reference with a Double-Sampled FIR Filter in 180-nm CMOSSnehalatha Lalithamma, Saravana Manivannan. 1-5 [doi]
• A Self-Powered P-SSHI Active Rectifier With Energy-Efficient Adaptive Switch Control for Piezoelectric Energy HarvestingYanjie Pan, Simeng Yin, Xiaguang Li, Yixin Zhou, Keping Wang. 1-5 [doi]
• A Wide Range Constant Transconductance Circuit Based on Negative Feedback for Analog CircuitsRakesh Kumar Palani, Srishti Agrawal, Ayan Alam Khan, Aadarsh V, Rajasekhar Nagulapalli. 1-4 [doi]
• SRAM-Based Hybrid Analog Compute-In-memory Architecture to Enhance the Signal MarginDinesh Kushwaha, Rajiv V. Joshi, Sudeb Dasgupta, Anand Bulusu. 1-5 [doi]
• PULSE: Parametric Hardware Units for Low-power Sparsity-Aware Convolution EngineIlkin Aliyev, Tosiron Adegbija. 1-5 [doi]
• A Rail-to-Rail Input Class-AB Linear Amplifier with Improved Bandwidth and Slew-Rate for Envelope Tracking Supply ModulatorsKondapalli Surya Prasad, Pudi Hemanth, Debashis Mandal. 1-5 [doi]
• VQNeRV: Vector Quantization Neural Representation for Video CompressionGai Zhang, Lv Tang, Xinfeng Zhang 0001. 1-5 [doi]
• A Current DAC Based Current Generator with Fourth-Order Current-Mode Filter for Electrical Impedance TomographyJiayang Li, Yu Wu 0007, Dai Jiang, Richard H. Bayford, Andreas Demosthenous. 1-4 [doi]
• Acquisition and Processing of Chromatic Derivatives using FPGA-based Digital HardwareZhaofeng Zhong, Pathmapirian Nanthakumar, Gabriel Field, Chamira U. S. Edussooriya, Aleksandar Ignjatovic, Chamith Wijenayake. 1-5 [doi]
• Automatic EEG-based Spike Ripples Detection with Multi-band Frequency AnalysisSihan Zhou, Dinghan Hu, Feng Gao 0018, Tiejia Jiang, Jiuwen Cao. 1-5 [doi]
• 6-Methyladenine Sites in Mouse GenomesThanh-Hoang Nguyen-Vo, Susanto Rahardja, Binh P. Nguyen. 1-5 [doi]
• Design of a Linearized Power-Efficient Dynamic Amplifier in 22nm FDSOIBangda Bender Yang, Anthony Chan Carusone. 1-5 [doi]
• Blind Quality Assessment of Panoramic Images Based on Multiple Viewport SequencesXuelin Liu, Jiebin Yan, Zheng Wan, Yuming Fang, Hantao Liu. 1-5 [doi]
• Derivative-Free-Optimization-based Bifurcation Point Detection Method without Parameter TuningHaruna Matsushita, Hiroaki Kurokawa, Takuji Kousaka. 1-5 [doi]
• Memristive Quaternary Content-Addressable Memories for Implementing Boolean FunctionsLuca Buonanno, Giacomo Pedretti, Lei Zhao, Aishwarya Natarajan, Todd Richmond, John Moon, Rand Jean, Xia Sheng, Ron M. Roth, Jim Ignowski. 1-5 [doi]
• An Efficient Rectifier Hybridizing Synchronized Electric Charge Extraction and Bias-Flipping for Triboelectric Energy HarvestingWenyu Peng, Willem D. van Driel, Guoqi Zhang, Sijun Du. 1-5 [doi]
• High Accuracy and Low Latency Mixed Precision Neural Network Acceleration for TinyML Applications on Resource-Constrained FPGAsWei Soon Ng, Wang Ling Goh, Yuan Gao. 1-5 [doi]
• A 70dBA-460μW Companding Digital Silicon Microphone with Programmable Acoustic Overload Point and MEMS Asymmetry RobustnessJose Luis Ceballos, Fulvio Ciciotti, Christopher Rogi, Alessandro Caspani, Luca Sant, Dietmar Straeussnigg, Andreas Wiesbauer, Simon Gruenberger, Chin Yeong Koh, Chern Sia Phillip Lim. 1-5 [doi]
• Multi-Kernel Attention Encoder For Time-Domain Speech SeparationZengrun Liu, Diya Shi, Ying Wei. 1-5 [doi]
• EarFDA: A Lightweight and Energy-Efficient Fall Detection Accelerator for Ear-Worn DevicesZhaodong Lv, Hao Sun, Yuhao Shu, Yajun Ha. 1-5 [doi]
• Track Assignment Using Gradient Indication and Simulated AnnealingYuanrui Qi, Zejun Gan, Jinghao Ding, Zhaoqi Fu, Mengshi Gong, Wenxin Yu. 1-5 [doi]
• A Fully Integrated Charge Pump with Double-Loop Control and Differentiator-based Transient Enhancer for Neural Stimulation ApplicationsLiwei Cao, Xiao Liu. 1-5 [doi]
• Enhanced Student-graph Representation for At-risk Student DetectionWei Qiu, Andy W. H. Khong, Fun Siong Lim. 1-5 [doi]
• Hardware Accelerator for MobileViT Vision Transformer with Reconfigurable ComputationShen-Fu Hsiao, Tzu-Hsien Chao, Yen-Che Yuan, Kun-Chih Chen. 1-4 [doi]
• Design and Implementation of FPGA based System for Object Detection and Range Estimation used in ADAS Applications utilizing FMCW RadarMujeev Khan, Pranjal Mahajan, Gani Nawaz Khan, Devansh Chaudhary, Jewel Benny, Mohd Wajid, Abhishek Srivastava 0002. 1-5 [doi]
• A 32Gb/s NRZ Low-Bias DFB Driver with Frequency Boosting for High Efficiency Data TransmissionYang Min, Yi Zhang, Tao Yang, Leliang Li, Guike Li, Zhao Zhang 0004, Jian Liu 0021, Nanjian Wu, Yonghui Lin, Huiyao Peng, Jingbo Shi, Nan Qi. 1-4 [doi]
• NS-Engine: Near-Sensor Neural Network Engine with SRAM-Based Compute-in-Memory MacroErxiang Ren, Jiahui Liu, Li Luo, Xinghua Yang, Qi Wei, Fei Qiao. 1-5 [doi]
• Backscatter Sensing with Single-tag Path Variation CancellingTaotao Wu, Yuxiao Zhao, Kuanfeng Tang, Haoyu Jiang, WenTao Liu, Tuo Hu, Meng Liu, Hanyang Wang, Hao Min. 1-5 [doi]
• A Miniaturized Chip-based ODNP PlatformQing Yang 0034, Hadi Lotfi, Frederik Dreyer, Michal Kern, Jens Anders. 1-5 [doi]
• Deep Learning Based Source Direction Estimation with Magnitude-only Array MeasurementsJingdong Kuang, Wei Liu 0001, Zhengyu Wan. 1-5 [doi]
• Fortifying Strong PUFs: A Modeling Attack-Resilient Approach Using Weak PUF for IoT Device SecuritySara Alahmadi, Kasem Khalil, Haytham Idriss, Magdy A. Bayoumi. 1-5 [doi]
• A Timing Attack Resistant Lightweight Post-Quantum Crypto-Processor for SPHINCS+Tianze Huang, Jiahao Lu, Dongsheng Liu, Aobo Li, Shuo Yang, Lei Chen, Xiang Li. 1-5 [doi]
• Spiking-HDC: A Spiking Neural Network Processor with HDC Classifier Enabling Transfer LearningAnqin Xiao, Xin Zhang, Jinqiao Yang, Lirong Zheng 0001, Zhuo Zou. 1-5 [doi]
• A Min-Max Optimization Framework for Multi-task Deep Neural Network CompressionJiacheng Guo, Huiming Sun, Minghai Qin, Hongkai Yu, Tianyun Zhang. 1-5 [doi]
• Efficient Detection and Mitigation Schemes for Speculative Side ChannelsArash Pashrashid, Ali Hajiabadi, Trevor E. Carlson. 1-5 [doi]
• Net Fishing Localization: Performance of TDOA-based Positioning Technique in Underwater Acoustic Channels Using Chirp SignalsMarwane Rezzouki, Guillaume Ferré, Guillaume Terrasson, Alvaro Llaria. 1-5 [doi]
• High Reliable and Accurate Stochastic Computing-based Artificial Neural Network Architecture DesignKun-Chih Jimmy Chen, Wei-Ren Syu. 1-5 [doi]
• FLAG: Formula-LLM-Based Auto-Generator for Baseband HardwareYunwei Mao, You You, Xiaosi Tan, Yongming Huang, Xiaohu You 0001, Chuan Zhang 0001. 1-5 [doi]
• Analysis of Reservoir Computing Using Oscillator CircuitKazuki Yasufuku, Yoko Uwate, Yoshifumi Nishio. 1-5 [doi]
• Embedding Guide: Improving Watermarking Robustness and Imperceptibility based on Attention and Edge InformationBaowei Wang, Xinyu Lv, Yufeng Wu, Changyu Dai, Zhengyu Hu, Xingyuan Zhao. 1-5 [doi]
• A High-Voltage Single-Inductor Multiple-Output DC-DC Buck Converter for the Power Management Unit of a Gate-Shaping Digital Gate DriverTobias Zekorn, Florian Schimkat, Kenny Vohl, Erik Wehr, Ralf Wunderlich, Stefan Heinen. 1-5 [doi]
• On-Chip Adaptation for Reducing Mismatch in Analog Non-Volatile Device Based Neural NetworksCharana Sonnadara, Sahil Shah. 1-5 [doi]
• Live Demonstration: A Low-cost Wearable Continuous Monitoring Platform for DengueXin Wang, Khayle Torres, Yuting Xu, Stefan Karolcík, Damien K. Ming, Sophie Yacoub, Alison H. Holmes, Pantelis Georgiou. 1 [doi]
• HXNOR-PBNN: A Scalable and Parallel Spintronics Synaptic Architecture for Probabilistic Binary Neural NetworksCancheng Xiao, Yuxuan Ma, Dingsong Jiang, Jianle Liu, Bingqian Song, Jianshi Tang, Huaqiang Wu, Tianxiang Nan. 1-5 [doi]
• Deterministic Policy Gradient based Reinforcement Learning for Current Control of Hybrid Active Power FilterCheng Gong, Chio-Hong Leong, Chi-Seng Lam. 1-5 [doi]
• A 72-channel Resistive-sensor Interface IC with High Energy Efficiency and a Wide Input RangeSunglim Han, Hoyong Seong, Sein Oh, Jimin Koo, Hanbit Jin, Hye-Jin Kim, Sohmyung Ha, Minkyu Je. 1-5 [doi]
• A Reconfigurable Continuous-Time Delta-Sigma Modulator Structure Using Hybrid Loop Filter and Time-Interleaved QuantizerChen Chen 0040, Fangzhen Jiang, Peng Wang, Yongli Chen, Yan Xiao, Fule Li, Xiang Xie. 1-5 [doi]
• Performance Study by Changing the Internal Structure of Hysteresis Reservoir ComputingKenta Yokoyama, Kenya Jin'no. 1-5 [doi]
• A Peak-detector-based Ultra Low Power ECG ASIC for Early Detection of Cardio-Vascular DiseasesSidharth Thomas, Jaskirat Singh Virdi, Anshul Verma, Bishnu Prasad Das, Kenichi Okada, Pratap Narayan Singh. 1-5 [doi]
• An Analog-assisted Fast-transient Digital LDO with a Charge-pump-based Fine Loop Achieving 0.14-mV Output Voltage RipplesShirin Qaisar, Muhammad Abrar Akram, Muhammad Haris Farooq, Soon-Jae Kweon, Hammad M. Cheema, Sohmyung Ha. 1-5 [doi]
• On the Application of Data Weighted Averaging to Noise Shaping SAR ADCsDavid Rivera-Orozco, Federico Sandoval Ibarra, Gerardo Molina Salgado. 1-5 [doi]
• Design of CNFET-based Ternary Conditional Sum Adders using Binary Carry PropagationChetan Vudadha. 1-5 [doi]
• A Low Power 16-bit 125MS/s Pipeline ADC with 100dB SFDRXiaodan Zhou, Weipeng He, Chen Su, Tao Liu, Dongbing Fu, Qiang Li. 1-5 [doi]
• Net Topology Exploration and Tuning for Mitigating Congestion in Global RoutingHwapyong Kim, Taewhan Kim. 1-5 [doi]
• A 128×128 CMOS SPAD Receiver for 500Mbps Free Space Optical Communication with Column-wise Decoding and Fast Spot TrackingBu Chen, Zhangcheng Huang, Qi Liu 0010. 1-5 [doi]
• An Easy-to-Drive Discrete-Time ADC Topology Using Digital Predictive Level-ShiftingManxin Li, Runpeng Gao, Calder Wilson, Amartya Basak, Evan C. Markwell, Matthew L. Johnston, Un-Ku Moon. 1-5 [doi]
• Modeling and Validation of Offset Cancellation for Hybrid Photonic-Electronic Transimpedance Amplifier Using All-Electronic CircuitsJared Marchant, Christian Carver, Austin Barlow, Benjamin Fisher, John Serafini, Nicholas A. Peters, Ryan Camacho, Shiuh-Hua Wood Chiang. 1-5 [doi]
• BitPruning: Learning Bitlengths for Aggressive and Accurate QuantizationMilos Nikolic 0002, Ghouthi Boukli Hacene, Ciaran Bannon, Alberto Delmas Lascorz, Matthieu Courbariaux, Omar Mohamed Awad, Isak Edo Vivancos, Yoshua Bengio, Vincent Gripon, Andreas Moshovos. 1-5 [doi]
• A 3.2-GHz 0.3/0.5 V 16-nm FinFET I/O Buffer With Low-Power PVT Compensation CircuitTzung-Je Lee, Ji-Hau Chiou. 1-5 [doi]
• Negative Capacitance FET 8T SRAM Computing in-Memory based Logic Design for Energy Efficient AI Edge DevicesVenu Birudu, Tirumalarao Kadiyam, Koteswararao Penumalli, Aditya Japa, Sushma Nirmala Sambatur, Chongyan Gu, Siva Sankar Yellampalli, Ramesh Vaddi. 1-5 [doi]
• Case Study: Understanding Internet AnomaliesHardeep Kaur Takhar, Luiz Felipe Oliveira, Ljiljana Trajkovic. 1-5 [doi]
• Optoelectronic Computing Evaluation and Deployment Platform Based on a 256-MAC Silicon Photonic ChipLikai Li, Yichuan Bai, Shengping Liu, Yang Zhao, Sunan He, Yaqing Li, Li Du, Yuan Du. 1-5 [doi]
• A Battery-free and Sensor-less Photovoltaic Tag for Real-time Indoor Light Illuminance EvaluationCheng Tian, Zijie Chen, Junrui Liang. 1-5 [doi]
• ALPACA: An Accelerator Chip for Nested Loop ProgramsDominik Walter, Marcel Brand, Christian Heidorn, Michael Witterauf, Frank Hannig, Jürgen Teich. 1-5 [doi]
• High-CMRR, Operational Transconductance Amplifier for Low-Voltage Applications Based on a Degenerative Current TRAMMajid Radman, Amir M. Sodagar. 1-5 [doi]
• A mmw Low-Noise Sub-Sampling Phase-Locked Loop with a Non-Pulsed Charge Pump, Frequency Calibration and a Compact Ultra-High-Q ResonatorPatrick Kurth, Philipp Scholz, Philipp Nickel, Urs Hecht, Enne Wittenhagen, Kai Misselwitz, Friedel Gerfers. 1-5 [doi]
• 2/Channel Neural Amplifier with An Input-Referred Noise of 4.6 µVrms and Power Consumption of 3 µWHuiyong Zheng, Yukun Ding, Xiao Liu. 1-5 [doi]
• CTU-Level Adaptive Quantization Method Joint with GOP based Temporal Filter for Video CodingChenlong He, Wei Li, Xiaoxiang Chen, Zhijian Hao, Chao Liu 0027, Xiaoyang Zeng, Yibo Fan. 1-5 [doi]
• Quantization-Robust On-Chip Jitter Measurement Technique for Multiple Local Oscillator SystemsLukas Schramm, Peter Baumgartner 0005, Jasmin Aghassi-Hagmann. 1-5 [doi]
• SAR-MemPipe: A Hybrid Pipeline-SAR Memristive ADC for Analog Resistive ArraysHao You, Jianxiong Xu, Amirali Amirsoleimani, Mostafa Rahimi Azghadi, Roman Genov. 1-5 [doi]
• Implementation of Robust Image Sensor Communication Using Light-Trail Surface by Rotating Propeller LED TransmitterShintaro Arai, Ryusei Nishimura, Keisuke Yasui, Daisuke Ito. 1-5 [doi]
• Minimum Power Point Design of Inverter Based Continuous Time Linear Equalizer (CTLE)Andrew Ensinger, Ramin Javadi, Xiaohui Lin 0012, Bella Bose, Tejasvi Anand. 1-5 [doi]
• Live Demonstration: Automated Design of Analog and Mixed-Signal Circuits Using Neural NetworksGustavo Liñán Cembrano, José M. de la Rosa 0001. 1 [doi]
• A Novel Low-Complexity Massive MIMO Detector with Near-Optimum PerformanceJinjie Hu, Suwen Song, Zhongfeng Wang 0001. 1-5 [doi]
• MetaCirc: A Meta-learning Approach for Statistical Leakage Estimation Improvement in Digital CircuitsNouduru Venkata Raghavendra, Deepthi Amuru, Zia Abbas. 1-5 [doi]
• Fast Simulation of Circuits With Recursive Elements: Application to a BESSFederico Bizzarri, Angelo Brambilla, Davide del Giudice, Daniele Linaro. 1-5 [doi]
• Model Predictive Control-Based Reinforcement LearningQiang Han, Farid Boussaïd, Mohammed Bennamoun. 1-5 [doi]
• Proposal & Investigation of Schottky Ring Engineered Reconfigurable Nanowire TransistorSourabh Panwar, Shobhit Srivastava, Shashidhara M, Nithin Chatterji, Prabhat Dubey, Deepak Joshi, Abhishek Acharya. 1-4 [doi]
• A 2.3-ppm/℃ High-Order Compensated Bandgap Reference With Low-Cost Current TrimmingYuze Weng, Jinlei Pan, Yang Zhao, Junmin Jiang, Liang Qi. 1-5 [doi]
• GraSS: Graph Neural Networks for Loop Closure Detection with Semantic and Spatial AssistanceShihang Lu, Zhuolin Peng, Zhuoling Xiao, Bo Yan, Shuisheng Lin, Sheng Yu, Di He. 1-5 [doi]
• Unified-pipelined NTT Architecture for Polynomial Multiplication in Lattice-based CryptosystemsTrong-Hung Nguyen, Nguyen The Binh, Huynh Phuc Nghi, Cong-Kha Pham, Trong-Thuc Hoang. 1-5 [doi]
• Conditional Variational Autoencoders for Hierarchical B-frame CodingZong-Lin Gao, Cheng-Wei Chen, Yi-Chen Yao, Cheng-Yuan Ho, Wen-Hsiao Peng. 1-5 [doi]
• Complementary Series-connected STT-MTJ for Time-based Computing-in-MemoryRong Zhou, Bo Liu 0019, Xin Si, Hao Cai. 1-5 [doi]
• A 10T SRAM with Two Read and Write Modes across Row and Column for CAM Operation and Computing In-MemoryZhang Zhang, Zhihao Chen, Sikai Chen, Guangjun Xie, Jianmin Zeng, Gang Liu. 1-5 [doi]
• A Sub-1pJ/bit Laser Power Independent 32Gb/s Silicon Photonic EAM Driver in 65nm CMOSShubham Mishra, Vishal Saxena. 1-5 [doi]
• A High Efficiency, Low EMI Non-inverting Buck-Boost Converter in Wireless Power and Data Transfer System for Brain Computer InterfaceXiangsheng Xu, Qihang Zhang, Tengfei Ma, Songping Mai. 1-4 [doi]
• Back-Gate Coupling Technique for Phase Error Correction in PLL-Based Quadrature VCOsBahram Jafari, Shahriar Mirabbasi. 1-5 [doi]
• Learning-Based Human Detection via Radar for Dynamic and Cluttered Indoor EnvironmentsJiarui Zhang, Songnan Lin, Hao Cheng, Weixian Liu, Bihan Wen. 1-5 [doi]
• Optimal data distribution in FeFET-based computing-in-memory macrosYonguk Sim, Choongseok Song, Eun-Chan Park, Jongwook Jeon, Daewoong Kwon, Doo Seok Jeong. 1-5 [doi]
• KARS: Kernel-Grouping Aided Row-Skipping for SDK-based Weight Compression in PIM ArraysJuhong Park, Johnny Rhe, Jong Hwan Ko. 1-5 [doi]
• An FPGA-based kNN Seach Accelerator for point cloud registrationChengliang Wang, Zhetong Huang, Ao Ren, Xun Zhang. 1-5 [doi]
• An Ultra-Low Power Wearable Sensing System with a Highly Sensitive Three-Dimensional LIG Sensor and Energy-Efficient Time Domain ReadoutSiyuan Xu, Huiru Yang, Longhuang Li, Yiyang Du, Huaiyu Ye, Huan Hu. 1-5 [doi]
• An Energy-Efficient Differential Frame Convolutional Accelerator with on-Chip Fusion Storage Architecture and Pixel-Level Pipeline Data FlowZhenhui Dai, Jiawei Wang, Yi Zhong, Kunyu Feng, Cheng Zhao, Yuanyuan Jiang, Peiyu Chen, Yuan Wang, Dunshan Yu, Xiaoxin Cui. 1-5 [doi]
• Ultrahigh-G Accelerometer Readout IC with Adaptive Gain Path for Shock ResilienceSong-I Cheon, Seonghyun Park 0005, Haidam Choi, Yebin Choi, Minho Seok, Young Ho Cho, Sohmyung Ha, Minkyu Je. 1-5 [doi]
• Design Flow for Incorporating Camouflaged Logic Gates to Enhance Hardware Security While Considering Timing ClosureLiang-Ying Su, Shih-Hsu Huang. 1-5 [doi]
• A Novel Non-profiling Side-Channel Attack on Masked Devices with Connectivity MatrixJuncheng Chen, Han Zhang, Zishuo Yang, Yicheng Xu, Nay Aung Kyaw, Kwen-Siong Chong, Zhiping Lin 0001, Bah-Hwee Gwee. 1-5 [doi]
• A 70dB SNDR 20MHz-BW VCO-Based CT Sturdy MASH Delta-Sigma Modulator with Robust Quantization Error ExtractionXinpeng Gui, Xinfa Zheng, Haigang Feng, Georges G. E. Gielen, Zhihua Wang 0001, Xinpeng Xing. 1-5 [doi]
• Feature Map Guided Adapter Network for Object Detection in Low-light ConditionsCong Pang, Wei Zhou, Haoyan Li, Xiangyu Zhang, Xin Lou. 1-5 [doi]
• A Two-Stage CMOS Amplifier Performing High Degree of Stability for All Capacitive LoadAlessandro Bertolini, Germano Nicollini. 1-5 [doi]
• A Low-Power Single-Phase Split-Controlled Flip-Flop With No Redundant SwitchingZhuoya Yan, Yingna Huang, Hailong Jiao. 1-5 [doi]
• Hierarchical Placement Algorithm for Analog Circuit With Polygonal ModulesMengzhe Han, Xiaotao Jia, Zihao Zhao, Yingchun Hu. 1-5 [doi]
• A Programmable CMOS Dielectrophoresis Array Chip with 128 × 128 Electrodes for Cell ManipulationWen-Yue Lin, Lin-Hung Lai, Yi-Wei Lin, Chen-Yi Lee. 1-5 [doi]
• AnSpiCS-Net: Reconfigurable Network-on-Chip for Analog Spiking Recurrent Neural NetworksManu Rathore, Garrett S. Rose. 1-5 [doi]
• Crosstalk and Power Analysis in Tapered based Composite Cu-CNT TSV in 3D ICShivangi Chandrakar, Deepika Gupta, Manoj Kumar Majumder. 1-5 [doi]
• Fast and Lightweight Automatic Modulation Recognition using Spiking Neural NetworkCanghai Lin, Zhijiao Zhang, Lei Wang, Yao Wang, Jingyue Zhao, Zhijie Yang, Xun Xiao. 1-5 [doi]
• A Low Power Analogue Compressed Sensing Approach for CMOS ISFET ArraysShuanghua Liu, Junming Zeng, Pantelis Georgiou. 1-5 [doi]
• High-Speed Serial and Semi-Parallel IMPLY-based Approximate Adders through Memristors for In-Memory ComputingNandit Kaushik, L. Hemanth Krishna, Srinivasu Bodapati. 1-5 [doi]
• Signal Analysis and Detection of COVID-19 Infection with ATR-FTIR SpectroscopyYina Li, Wenwen Zhang, Zhouzhuo Tang, Yingmei Feng, Xia Yu, Qi-jie Wang, Zhiping Lin 0001. 1-5 [doi]
• Comparative Study for Different Loop-Filter Architectures of 2x Time-Interleaved CT DSMMeng Guo, Yuekai Liu, Jinlei Pan, Liang Qi. 1-5 [doi]
• Spiking-Hybrid-YOLO for Low-Latency Object DetectionMingxin Guo, Dongjun Xu, Yaoyao Li, Jian Cheng, Liang Chen 0003. 1-5 [doi]
• RISCALAR: A Cycle-Approximate, Parametrisable RISC-V Microarchitecture Explorer & SimulatorJosiah Mendes, Rajesh C. Panicker. 1-5 [doi]
• GNeRF: Accelerating Neural Radiance Fields Inference via Adaptive Sample GatingCheng Gu, Gang Li, Xiaolong Lin, Jiayao Ling, Xiaoyao Liang. 1-5 [doi]
• th Order CIFB High Dynamic Range Sigma-Delta Modulator with Multi-level Quantizer and Intrinsically Linear Capacitive DACsHaoyun Zhao, Xiongfei Jiang, Shiwei Wang 0001. 1-5 [doi]
• Selective Diversity Reception in Underwater Optical Camera CommunicationYuta Furukawa, Yuki Sasaki, Daisuke Hisano, Yu Nakayama, Kazuki Maruta. 1-5 [doi]
• ESFLOW: Mapping Large-Scale Earthquake Simulation to Spatial Computing SystemsMing Yuan, Qiang Liu, Lin Gan, Guangwen Yang. 1-5 [doi]
• Spectral mode decomposition of propagating wave in five-coupled bistable oscillatorsKuniyasu Shimizu. 1-5 [doi]
• A Point Cloud-Based Non-Intrusive Approach for Human Posture Classification by Utilizing 77 GHz FMCW Radar and Deep Learning ModelsPranjal Mahajan, Devansh Chaudhary, Mujeev Khan, Mohammed Hammad Khan, Mohd Wajid, Abhishek Srivastava 0002. 1-5 [doi]
• 2 K/Ka Band RX Front-end in 40-nm CMOS with Inductor-Less LO GeneratorsHaoyu Bai, Dong Wang, Sihao Zhang, Han Huang, Junhua Liu, Huailin Liao. 1-5 [doi]
• A Real-Time Machine Learning Module for Motion Artifact Detection in fNIRSRenas Ercan, Yunjia Xia, Yunyi Zhao, Rui C. V. Loureiro, Shufan Yang, Hubin Zhao. 1-5 [doi]
• A 70-to-110 GHz 28-nm CMOS Low Noise Amplifier with 6.1-dB NF Minimum Using Differential Noise OptimizationYung-Pei Li, Wei-Ting Bai, Tian-Wei Huang, Chien Chen, Yuh-Jing Hwang. 1-4 [doi]
• m) Using Optimal Exponentiation Blocks for ECC CryptosystemsJingqi Zhang, Yujie Jiang, an Wang. 1-5 [doi]
• DP-FFN: Block-Based Dynamic Pooling for Accelerating Feed-Forward Layers in TransformersJie Tang, Shuai Wang, Song Chen, Yi Kang. 1-5 [doi]
• A K-Band Eight-Element Dual-Beam Receiver With Current-Sharing-Based Low-Power Technique for LEO SATCOM in 65-nm CMOSBotao Yang, Nayu Li, Yiwei Liu, Hang Lu, Ying Zhan, Chunyi Song, Zhiwei Xu 0003. 1-5 [doi]
• Redundancy Removal Module for Reducing the Bitrates of Image Coding for MachinesZhongpeng Zhang, Ying Liu. 1-4 [doi]
• A Wideband Linear GaN-on-SiC Power Amplifier using Harmonic-Tuning Technique for 5G NewRadio FR2 ApplicationsYi-Fan Tsao, Heng-Tung Hsu. 1-4 [doi]
• Redefining Trust: Assessing Reliability of Machine Learning Algorithms in Intrusion Detection SystemsHossein Sayadi, Zhangying He, Tahereh Miari, Mehrdad Aliasgari. 1-5 [doi]
• A Strong 4 × 4 S-Box Using an Enhanced Tent MapPhuc-Phan Duong, Trong-Thuc Hoang, Cong-Kha Pham. 1-5 [doi]
• An Edge AI Accelerator Design Based on HDC Model for Real-time EEG-based Emotion Recognition System with RISC-V FPGA PlatformJia-Yu Li, Wai-Chi Fang. 1-5 [doi]
• A Data-Distribution Aware Approximate Multiplier Design Based on FPGAMingyu Shu, Yingchang Mao, Qiang Liu 0011. 1-5 [doi]
• Spiking Auto-Encoder Using Error Modulated Spike Timing Dependant PlasticityBen Walters, Zhengyu Cai, Hamid Rahimian Kalatehbali, Amirali Amirsoleimani, Roman Genov, Jason Eshraghian, Mostafa Rahimi Azghadi. 1-5 [doi]
• Low-Complexity and High-Throughput Number Theoretic Transform Architecture for Polynomial Multiplication in Homomorphic EncryptionNana Sutisna, Elkhan J. Brillianshah, Infall Syafalni, Muhammad Ogin Hasanuddin, Trio Adiono, Tutun Juhana. 1-5 [doi]
• Cost-Efficient SIMD ASIP Architecture for Mobile Touchscreen ControllersEunbin Park, Myungjun Jin, Youngjoo Lee. 1-5 [doi]
• Analysis of Random Clock Jitter Effect in Time-Interleaved DACsHong Chen, Nan Wang, Xiang Gao. 1-5 [doi]
• Improving Optimal Binarization with Update On-the-fly in G-PCC Entropy Coding: Probability Initialization and Adaptive Bounds Setting for Context ModelsShidi Hao, Shuai Wan, Tengya Tian, Wei Zhang, Fuzheng Yang. 1-5 [doi]
• A 0.8-ps RMS Precision Period Jitter Measurement Circuit with Offset ReductionLin Xie, Zizheng Dong, Jialei Sun, Sai Gao, Shuaipeng Li, Naifeng Jing, Qin Wang 0009, Jianfei Jiang 0001. 1-5 [doi]
• A 400 MHz Voltage-Mode-Based Fully Integrated Regulating Rectifier for Deep Tissue Bio-implantsGuoao Liu, Yuanqi Hu. 1-5 [doi]
• Parallelized Hardware Acceleration of Automatic Differentiating Wave Digital FiltersLech Kolonko, Jörg Velten, Anton Kummert. 1-5 [doi]
• Predicting Higher-order Dynamics without Network Topology by Ridge RegressionZili Zhou, Cong Li, Bo Qu, Xiang Li. 1-5 [doi]
• AFT-CIM: An Energy Efficient ADC-Free Transpose Computing-in-Memory Macro for MAC OperationsShuai Wang, Yuang Ma, Yi Kang. 1-5 [doi]
• Overcoming Impedance-Mismatch Induced Offsets in Background Bond Wire Defect DetectionNiklas Klefe, Rudolf Ritter, Mahdi Rajabzadeh, Thomas Mayer, Maurits Ortmanns. 1-5 [doi]
• A Memristor Circuit Implementing Tunable Stochastic Distributions for Bayesian Inference and Monte Carlo SamplingAdil Malik, Christos Papavassiliou. 1-5 [doi]
• A 4-7 GHz Broadband Cryogenic GaAs mHEMT LNA with a Flatness Gain Variation of ±1.2 dBChe-Hao Li, Tzu-Han Su, Chien-Nan Kuo. 1-4 [doi]
• An FPGA-based, multi-channel, real-time, motion artifact detection technique for fNIRS/DOT systemsYunjia Xia, Elisabetta Maria Frijia, Rui C. V. Loureiro, Robert J. Cooper, Hubin Zhao. 1-5 [doi]
• A Light-weight and Tamper-resistant AES Implementation by FPGAsYui Koyanagi, Tomoaki Ukezono, Toshinori Sato. 1-5 [doi]
• PrefIQA: Human Preference Learning for AI-generated Image Quality AssessmentHengjian Gao, Kaiwei Zhang, Wei Sun 0029, Chunyi Li, Huiyu Duan, Xiaohong Liu 0001, Xiongkuo Min, Guangtao Zhai. 1-5 [doi]
• Geometry Transform of Intra-frames in ECMWei Jia, Kai Zhang, Yang Wang, Tianliang Fu, Yue Li, Li Zhang. 1-5 [doi]
• A Mixed-Signal Compute-in-Memory Architecture for Solving All-to-All Connected MAXCUT Problems with Sub-µs Time-to-SolutionAlana Marie Dee, Katherine Bennett, Sajjad Moazeni. 1-5 [doi]
• A Fault Attack Resistant Method for RISC-V Based on Interrupt Handlers and Instruction ExtensionsJiashuo Wei, Qiang Liu. 1-5 [doi]
• Analysis and design of Chopperless 7 ppm/°C Bandgap Voltage ReferenceRakesh Kumar Palani. 1-4 [doi]
• A LDO with 5-nA Quiescent Current and Improved Transient Response within a 50-mA Load Current RangeZaitian Yang, Qiujin Chen, Shaowei Zhen, Mo Huang. 1-5 [doi]
• TSCM: A TCAM-Based Sparse Connection Memory Architecture in Neuromorphic Computing System for Cortical SimulationFanxi Yang, Yuhan He, Ning Ma, Lirong Zheng 0001, Zhuo Zou. 1-5 [doi]
• MEIN: A Multicast-Efficient Interconnect Network for Multi-Chiplet DNN AcceleratorsHao Chen, Xuyan Wang, Jinming Zhang, Xiao Han, Siqi Cai, Yaoyao Ye, Guanghui He. 1-5 [doi]
• A Versatile 8-Channel High Voltage Stimulator for Comprehensive Neural StimulationKuan-Ting Lin, Ming-Dou Ker. 1-5 [doi]
• A Single-Point, Auto-Calibration Technique For PTAT/CTAT Resistance Based Current ReferencesArpan Jain, Ashfakh Ali, Dheekshith Akula, Abhishek Pullela, Zia Abbas. 1-5 [doi]
• A 10-MHz 5-V On-chip 6-layer Multi-level Digital Transformer Using T18HVG2 ProcessOliver Lexter July A. Jose, Yun-Che Chang, Venkata Naveen Kolakaluri, Celso B. Co, Mitch Ming-Chi Chou, Chua-Chin Wang. 1-5 [doi]
• A Transformer-Based Deep Learning Model for Sleep Apnea Detection and Application on RingConn Smart RingZetong Wu, Hao Wu, Kaiqun Fang, Keith Siu-Fung Sze, Qianjin Feng. 1-5 [doi]
• An End-to-End SoC for Brain-Inspired CNN-SNN Hybrid ApplicationsZhaotong Zhang, Yi Zhong, Yingying Cui, Yawei Ding, Yukun Xue, Qibin Li, Ruining Yang, Jian Cao, Yuan Wang. 1-5 [doi]
• A Stimulation Artifacts Removal Technique Employing VCO and Phase Detector for Simultaneous Neural Stimulation and RecordingWenjie Wang, Jianan Zheng, Yang Zhou, Risheng Su, Longbin Zhu, Zhijun Zhou. 1-5 [doi]
• A 128 Gb/s LDPC Decoder Using Partial Syndrome-based Dynamic Decoding Scheme for Terahertz Wireless Multi-Media NetworksTsung-Han Wu, Ching Liang Yeh, Yi-Shan Huang, Shyh-Jye Jou. 1-5 [doi]
• Live Demonstration: A High-frame-rate and Energy-efficient SIFT Feature Extraction Accelerator Based SoC Design for AMR ApplicationsZhenhui Duan, Bingqiang Liu, Zehua Yin, Jipeng Wang, Zixuan Shen, Xupeng Zhang, Zaisheng He, Chao Wang. 1 [doi]
• Area-Efficient Matrix-Vector Polynomial Multiplication Architecture for ML-KEM Using Interleaving and Folding TransformationWeihang Tan, Yingjie Lao, Keshab K. Parhi. 1-5 [doi]
• BOLS: A Bionic Sensor-direct On-chip Learning System with Direct-Feedback-Through-Time for Personalized Wearable Health MonitoringFengshi Tian, Jiakun Zheng, Jingyu He, Jinbo Chen, Xiaomeng Wang, Chaoming Fang, Jie Yang, Mohamad Sawan, Chi-Ying Tsui, Kwang-Ting Cheng. 1-5 [doi]
• Machine Learning for Monitoring Vocal Health and Performance of Professional SingersSamuel P. Jones, Saumya Kareem Reni, Izzet Kale. 1-5 [doi]
• A Lumped Circuit Model for Implantable Body-Coupled ChannelCheng Han, Shan Yu, Zhiwei Zhang, Jingna Mao. 1-5 [doi]
• High-Speed Phase-Based ComputingNicholas Sica, Ragh Kuttappa, Vinayak Honkote, Baris Taskin. 1-5 [doi]
• Live Demonstration: A Wearable Cardiopulmonary Healthcare System for Real-term Monitoring of Multi-modal Physiological SignalsChangyan Chen, Rui Pan, Huajie Huang, Xuya Jiang, Qing Zhang, Yuhang Zhang, Jian Zhao, Yongfu Li. 1 [doi]
• Fusing EO and LiDAR for SAR Image Translation with Multi-Modal Generative Adversarial NetworksJiang Zhu, Yuanyuan Qing, Zhiping Lin 0001, Bihan Wen. 1-5 [doi]
• PBN: Progressive Batch Normalization for DNN Training on Edge DeviceYingchang Mao, Mingyu Shu, Qiang Liu. 1-5 [doi]
• A Compact Low-Power Bidirectional Two-Wire Interface for Digital Neural ProbesDaniel De Dorigo, Roman Willaredt, Christoph Grandauer, Daniel Wendler, Yiannos Manoli, Matthias Kuhl. 1-5 [doi]
• Squeeze-Excite Fusion Based Multimodal Neural Network for Sleep Stage Classification with Flexible EEG/ECG Signal Acquisition CircuitShuailin Tao, Jinhai Hu, Wang Ling Goh, Yuan Gao 0011. 1-5 [doi]
• An inductor-less, cost-effective On-chip CMOS VNA for bio-molecule detectionBhartipudi Sahishnavi, Samriddhi Agarwal, Shameer Basha Yerragudi, Naveen Dasari, Andleeb Zahra, Prabhakar Bhimalapuram, Syed Azeemuddin, Zia Abbas. 1-5 [doi]
• Bubble or Not: An Analysis of Ethereum ERC721 and ERC1155 Non-fungible Token EcosystemYixiang Tan, Zhiying Wu, Jieli Liu, Jiajing Wu, Ting Chen 0002, Kaixin Lin. 1-5 [doi]
• Incorporating Design Skills in an Introductory Electric Circuits LaboratoryKevin Wine, Demetrios Lambropoulos, Laleh Najafizadeh, Sasan Haghani. 1-4 [doi]
• A gm/Id based methodology to estimate OTA requirements in low-pass discrete time Σ∆-ADCsAli Mostafa, João R. R. O. Martins, Jérôme Juillard, Pietro M. Ferreira. 1-5 [doi]
• Privacy-preserving with Flexible Autoencoder for Video Coding for MachinesAorui Gou, Heming Sun, Xiaoyang Zeng, Yibo Fan. 1-5 [doi]
• Human Activity Recognition Using Wi-Fi Signals based on Tokenized Signals with AttentionJaekwon Lee, Lu Zhang, Donghyun Kim 0013, Kar-Ann Toh. 1-5 [doi]
• A 2.5 kHz 50.57 dB Linearized VCO ADC Using 6 µm LTPS TFTsWangzilu Lu, Jiajie Huang, Chao Wang, Ting Zhou, Yang Zhao, Jian Zhao, Yongfu Li. 1-5 [doi]
• A 27.5 fJ/step SAR Capacitance-to-Digital Converter Based on Correlated Double SamplingQingjiang Xia, You You, Yacong Zhang, Wengao Lu, Runkun Zhu, Zhongjian Chen. 1-5 [doi]
• Predicting a Critical Transition from Time-series Datasets Generated by LTspice Using a Parameter Space EstimationYoshitaka Itoh. 1-5 [doi]
• A Nanowatt Area-Efficient 16-Channel Bandpass Filterbank with Floating Active Capacitance Multiplier for Acoustic Signal ProcessingZhongyi Zhang, Wang Ling Goh, Yuan Gao 0011. 1-5 [doi]
• A Novel Hardware-Efficient Wireless Functional Electrical Stimulation Device Based on Nonlinear Dynamics of Ergodic Cellular AutomatonYunosuke Takemae, Hiroyuki Torikai, Masaya Kudo, Koki Sone. 1-5 [doi]
• Experimental Demonstration of Dual Camera Receivers in M-PAM Rolling Shutter Based Visible Light CommunicationAzuki Takada, Masayuki Kinoshita, Koji Kamakura, Takaya Yamazato. 1-5 [doi]
• Hard Thresholding based Stochastic Robust Algorithm for Multiple Measurement VectorsKetan Atul Bapat, Shashank S, Mrityunjoy Chakraborty. 1-5 [doi]
• A High-Switching-Frequency Multi-Mode Four-Switch Buck-Boost Converter Empowered by a 400-MHz Bandwidth Two-Stage Operational AmplifierWangchen Fan, Qinsong Qian, Weifeng Sun, Zhongyuan Fang. 1-5 [doi]
• A CMOS-Integrated 23.88-ppm/° C, 6.825-µW Voltage Reference with Offset-Self-Cancellation for Portable Biomedical Equipment ApplicationsHaonan Fan, Zhongyuan Fang, Minggang Chen, Weifeng Sun. 1-5 [doi]
• Accelerating BPTT-Based SNN Training with Sparsity-Aware and Pipelined ArchitectureChaoming Fang, Fengshi Tian, Jie Yang, Mohamad Sawan. 1-5 [doi]
• A 16 GS/s Voltage-to-Time Conversion Sampler with 35.9 dB SNDR in 22 nm CMOS FDSOIKai Misselwitz, Friedel Gerfers. 1-5 [doi]
• A Flexible and High-Precision Activation Function Unit Based on Equi-Error Partitioning AlgorithmZelong Yuan, Siwei Yuan, Pengyu Liu, Chen Yin, Lei Xu, Weiguang Sheng, Naifeng Jing. 1-5 [doi]
• Live Demonstration: A Wearable Eight-Channel A-Mode Ultrasound System for Hand Gesture Recognition and Interactive GamingYaohua Zhang, Bruno Grandi Sgambato, Jiaxing Zhang, Anette Jakob, Marc Fournelle, Mohamad Rahal, Meng-Xing Tang, Dario Farina, Dai Jiang, Andreas Demosthenous. 1 [doi]
• Compensation Architecture to Alleviate Noise Effects in RRAM-based Computing-in-memory Chips with Residual ResourceXiaoqing Zhao, Longjun Liu, Yuyi Liu, Bin Gao 0006, Hongbin Sun 0001. 1-5 [doi]
• A Low-Latency and High-Performance SCL Decoder with Frame-InterleavingLeyu Zhang, Yuqing Ren, Yifei Shen, Wuyang Zhou, Alexios Balatsoukas-Stimming, Chuan Zhang 0001, Andreas Burg. 1-5 [doi]
• A Simple Zero Average Switching Energy Differential SAR ADCLlorenç Fanals-i-Batllori, Namit Mishra, Lorenzo Rota, Aldo Pena-Perez. 1-4 [doi]
• A New Design of All-pass IIR Filters based Two-channel Quadrature Mirror Filter BankShengzhe Gao, Shi Li, Xiangzhen Li, Hao Wang, Zhihua Jian, Cheng Zha. 1-5 [doi]
• EEG Emotion Recognition Based on Dynamic Graph Neural NetworksYi Guo, Chao Tang, Hao Wu 0019, Badong Chen. 1-5 [doi]
• A High-throughput Impedance Measurement IC with Baseline-Canceling Peak DetectorAsra Malik, Soon-Jae Kweon, Karam Ellahi, Muhammad Abrar Akram, Song-I Cheon, Yoontae Jung, Minkyu Je, Hammad M. Cheema, Sohmyung Ha. 1-5 [doi]
• SSDC: A Scalable Sparse Differential Checkpoint for Large-scale Deep Recommendation ModelsLingrui Xiang, Xiaofen Lu, Rui Zhang, Zheng Hu. 1-5 [doi]
• 17 NTT Architecture for Fully Homomorphic EncryptionRella Mareta, Hanho Lee. 1-5 [doi]
• Epilepsy Detection with Personal Identification Based on Regularized O-minus DecompositionDa Shen, Zhongrong Wang, Fei He, Zhijie Sun, Ce Zhu, Yipeng Liu. 1-5 [doi]
• Energy-Efficient Ising Machines Using Capacitance-Coupled Latches for MaxCut SolvingYimin Wang, Xuanyao Fong. 1-5 [doi]
• FS2K: A Forksheet FET Technology Library and a Study of VLSI Prediction for 2nm and BeyondYunjeong Shin, Daehyeok Park, Dohun Koh, Dongryul Heo, Jieun Park, Hyundong Lee, Jongbeom Kim, Hyunsoo Lee, Taigon Song. 1-5 [doi]
• A Challenge-Based Blended Learning Approach for an Introductory Digital Circuits and Systems CourseJulian Höfer, Michael Gauß, Manuela Adams, Fabian Kreß, Fabian Kempf, Christian Maximilian Karle, Tanja Harbaum, Andreas Barth 0001, Jürgen Becker 0001. 1-5 [doi]
• Improved Geometry Coding for Spinning LiDAR Point Cloud CompressionWenyi Wang, Yingzhan Xu, Bharath Vishwanath, Kai Zhang, Li Zhang. 1-5 [doi]
• Unified Lossless-Throughput Architecture for AES and SM4 Encryption with Changeable KeysZhishuo Huang, Jia Tao, Haosong Zhao, Donglong Chen, Shuyan Zhu, Yinjin Fu, Nong Xiao, Yao Liu 0006. 1-5 [doi]
• LATextSpotter: Empowering Transformer Decoder with Length Perception AbilityZicheng Li, Yadong Qu, Hongtao Xie, Yongdong Zhang 0001. 1-5 [doi]
• A Floating-Ring Hybrid Amplifier Insensitive to PVT and Common-mode Variation without CMFB for High-Speed ADCsYaning Wang, Zhenguo Li, Peng Wang, Yihang Cheng 0003, Fule Li, Yi Hu, Jiali Hou, Meng Su, Mengjiao Li. 1-5 [doi]
• Enhancing Stability in CRPs: A Novel Parallel Scan-Chain PUF Design Considering Aging EffectsYu-Guang Chen, Tzong-Ying Lee, Yi-Ting Lin. 1-5 [doi]
• Live Demonstration: A Mixed-Mode Signal CMOS Chip for Hyperdimensional ComputingDaniel García-Lesta, F. Pardo, Óscar Pereira-Rial, Víctor M. Brea 0001, P. López, Diego Cabello. 1 [doi]
• A Wide-Range Reference-Less Digital Clock and Data Recovery for Harmonic-Lock-Free Frequency AcquisitionHyun Bin Lee, Yoon Heo, Won Young Lee. 1-5 [doi]
• A Fully Integrated NB-IoT Wake-Up Receiver Utilizing An Optimized OFDM 12-Point FFT Wake-Up EngineTrevor J. Odelberg, Jaeho Im, Milad Moosavifar, David D. Wentzloff. 1-5 [doi]
• All-Digital High-Resolution Frequency Measurement SoC for Rapid MEMS ReadoutsHitesh Kumar Sahu, Emon Sarkar, Pushkar Sathe, Laxmeesha Somappa. 1-5 [doi]
• The Optimization of Aging-aware 8T SRAM for FPGA Configuration MemoryYifei Li, Yuxin Zhou, Yuhao Shu, Hongyu Chen, Yajun Ha. 1-5 [doi]
• A High-Performance ORB Accelerator with Algorithm and Hardware Co-design for Visual LocalizationXiuyuan Qi, Ye Liu, Shuang Hao 0005, Zherong Liu, Kun Huang, Minghui Yang, Liang Zhou, Jun Zhou 0011. 1-5 [doi]
• Code Property Graph based Cross-Domain Vulnerability Detection via Deep Fused FeatureGewangzi Du, Liwei Chen, Tongshuai Wu, Xiong Zheng, Gang Shi. 1-5 [doi]
• Comprehensive Analysis of Input Order Invariant Approximate 4-2 Compressors for Binary MultipliersEttore Napoli, Antonio G. M. Strollo, Efstratios Zacharelos, Gennaro Di Meo. 1-5 [doi]
• Examination of the Relationship between Feature Extraction by Kernels and CNN PerformanceSora Togawa, Kenya Jin'no. 1-5 [doi]
• Synchronization phenomena in coupled impact oscillator model of rocking robots on a suspension bridgeYuta Togashi, Tadashi Tsubone. 1-4 [doi]
• On the Segmentation of Gigasample Rate Current Steering DACsAntonio Aprile, Edoardo Bonizzoni, Piero Malcovati. 1-5 [doi]
• A Precision-Optimized Fixed-Point Near-Memory Digital Processing Unit for Analog In-Memory ComputingElena Ferro, Athanasios Vasilopoulos, Corey Lammie, Manuel Le Gallo, Luca Benini, Irem Boybat, Abu Sebastian. 1-5 [doi]
• A 1024-Channel Neurostimulation System Enabled by Photolithographic Organic Thin-Film Transistors with High UniformityBowen Liu, Yangkun Hou, Yueshan Qin, Jiwei Zou, Hanbin Ma, Yongpan Liu, Huazhong Yang, Xueqing Li, Chen Jiang. 1-5 [doi]
• A low in-band phase noise Fractional-N ADPLL based on Switched-Capacitor-DPINingyuan Zhang, Sihao Zhang, Junhua Liu, Huailin Liao. 1-5 [doi]
• A 23.8-bit ENOB, ±5V Input Range Readout Circuit for High Precision Sensor Applications with 173.7dB-FoMYinuo Chen, Lu Cao, Hong Chen, Liang Zou, Cong Tang, Junyu Wang. 1-5 [doi]
• Fully Synthesizable Dynamic Voltage Comparator across technology nodes and scaled supply voltagesDuy-Hieu Bui, Duc-Manh Tran, Daniele D. Caviglia, Orazio Aiello. 1-5 [doi]
• OpenDPD: An Open-Source End-to-End Learning & Benchmarking Framework for Wideband Power Amplifier Modeling and Digital Pre-DistortionYizhuo Wu, Gagan Deep Singh, Mohammadreza Beikmirza, Leo C. N. de Vreede, Morteza S. Alavi, Chang Gao 0002. 1-5 [doi]
• Transposable Memory Based on the Ferroelectric Field-Effect TransistorJianze Wang, Wei Zhang, Zhen Wu, Yimin Wang, Leming Jiao, Xiaolin Wang, Xiao Gong, Xuanyao Fong. 1-5 [doi]
• ASAUN-CS: Adaptive Stage Activated Unfolding Network for Compressive SensingJian Yang, Kun Xiang, Haixin Wang, Yibo Fan, Jinjia Zhou. 1-5 [doi]
• DSA-QoE: Quality of Experience Evaluation for Streaming Video Based on Dual-Stage AttentionZiheng Jia, Xiongkuo Min, Guangtao Zhai. 1-5 [doi]
• An Improved Foreground Calibration Method for Capacitor Mismatch in NS-SAR ADCJianzheng Li, Yuchen Zhao, Weimin Hu, Yufei Liu, Yajie Qin, Ziwei Liu. 1-5 [doi]
• A 6.78MHz Wireless Power Transfer System With Efficient Global Hysteresis Control for Implantable Medical DevicesKai Cui 0006, Fantao Wang, Ba Peng, Xiaoya Fan, Yanzhao Ma. 1-5 [doi]
• Adversarial Label Flipping Attack on Supervised Machine Learning-Based HT Detection SystemsRicha Sharma, G. K. Sharma 0001, Manisha Pattanaik. 1-5 [doi]
• Domain Generalization with Anti-background Perturbation Consistency and Texture Reduction Ensemble Models for Hepatocyte Nucleus SegmentationYu-Ting Wu, Hung-Wen Tsai, Pau-Choo Chung, Chein-I Chang, Nien-Tsu Li, Yu-Xian Huang, Kuo-Sheng Cheng. 1-5 [doi]
• A Low-Power Multimode Eight-Channel AFE for dToF LiDARYuye Yang, Xi Liu, Ruixuan Yang, Shuaizhe Ma, Yifei Xia, Jia Li, Bing Zhang, Li Geng, Dan Li. 1-5 [doi]
• A 1.02 ppm/°C Precision Bandgap Reference with High-order Curvature Compensation for Fluorescence DetectionBingjun Xiong, Feng Yan, Wenji Mo, Jian Guan, Yuxuan Huang, Jingjing Liu. 1-4 [doi]
• A 28.6 mJ/iter Stable Diffusion Processor for Text-to-Image Generation with Patch Similarity-based Sparsity Augmentation and Text-based Mixed-PrecisionJiwon Choi, Wooyoung Jo, Seongyon Hong, Beomseok Kwon, Wonhoon Park, Hoi-Jun Yoo. 1-5 [doi]
• On Class-Incremental Learning for Fully Binarized Convolutional Neural NetworksYanis Basso-Bert, William Guicquero, Anca Molnos, Romain Lemaire, Antoine Dupret. 1-5 [doi]
• Power-Efficient and Small-Area Approximate Multiplier Design with FPGA-Based CompressorsYi Guo, Xiu Chen, Qilin Zhou, Heming Sun. 1-5 [doi]
• Design of Magnetic Field Acquisition Probe and Front-End Signal Processing CircuitGuoqiang Li, Yongfang Liu, Yuanjin Zheng. 1-5 [doi]
• A Multi-Stride Convolution Acceleration Algorithm for CNNsAnaam Ansari, Tokunbo Ogunfunmi. 1-5 [doi]
• Utilization of Noise-Shaping in Mixed-Signal Timing-Skew Mismatch Calibration of TI-ADCsHamidreza Mafi, Mohamed Amine Bensenouci, Sadok Aouini, Mohammad Honarparvar, Naim Ben Hamida, Yvon Savaria. 1-5 [doi]
• Dynamically Configurable FIR Filters Based on Serial MACs and Systolic ArraysBo Ruan, Limin Jiang, Shan Cao, Zhiyuan Jiang. 1-5 [doi]
• Design and Analysis of a Family of pW-Level Sub-1V CMOS VRGs by Stacking a Current-Source Transistor and a Resistive-Load TransistorTong Zhang, Dingguo Zhang, Jing Jin, Patrick P. Mercier, Hui Wang. 1-5 [doi]
• A Tri-Loop Capacitor-Less LDO with Current Feedback Loop and Super Source Follower Achieving 8-mV Undershoot and 99-dB PSRJiahao Liu, Wangchen Fan, Yiqing Wang, Weifeng Sun, Zhongyuan Fang. 1-5 [doi]
• A Compact 25-32 GHz High IMRR Double Quadrature CMOS Transmitter for 5G ApplicationsAnik Batabyal, Rajesh H. Zele. 1-5 [doi]
• Memory-Based Contrastive Learning with Optimized Sampling for Incremental Few-Shot Semantic SegmentationYuxuan Zhang, Miaojing Shi, Taiyi Su, Hanli Wang. 1-5 [doi]
• 3D-Integrated, Low Power, High Bandwidth Density Opto-Electronic TransceiverDevesh Khilwani, SunWoo Lee, Christine Ou, Stuart Daudlin, Anthony Rizzo, Songli Wang, Michael Cullen, Keren Bergman, Alyosha C. Molnar. 1-5 [doi]
• Co-designing Trusted Execution Environment and Model Encryption for Secure High-Performance DNN Inference on FPGAsTsunato Nakai, Ryo Yamamoto. 1-5 [doi]
• Robust DNA Image Storage Decoding with Residual CNNCihan Ruan, Liang Yang 0001, Rongduo Han, Shan Gao, Haoyu Wu, Nam Ling. 1-5 [doi]
• A Low-Power and High-Precision Time- Domain Winner-Take-All Circuit Based on the Group Search AlgorithmHossein Yaghoobzadeh Shadmehri, Ehsan Rahiminejad, Mehdi Saberi, Alexandre Schmid. 1-4 [doi]
• A Low-Power Level-Crossing Analog-to-Spike Converter Intended for Neuromorphic Biomedical ApplicationsJinbo Chen, Hui Wu, Fengshi Tian, Qiming Hou, Siyu Lin, Jie Yang 0033, Mohamad Sawan. 1-5 [doi]
• A Novel DA-Based Parallel Architecture for Inner-Product of Variable VectorsAnil Kali, Samrat L. Sabat, Pramod Kumar Meher. 1-5 [doi]
• A 60-nA IQ 96.5% Peak Efficiency Buck Converter with Wide Load Range for Internet of ThingsRuijie Xi, Chenkang Xue, Jiping Li, Tianting Zhao, Mengjiao Li, Yong Ding 0003, Wuhua Li, Wanyuan Qu. 1-5 [doi]
• Miniaturized Solid-State Battery-Based DC-DC Switched ConverterEmeric Perez, Carlos Augusto Berlitz, Yasser Moursy, Sami Oukassi, Bruno Allard, Gaël Pillonnet. 1-5 [doi]
• A Ka- to W-Band Tightly Coupled Array Antenna-in-Package Using Glass IPD for Ultrawideband mmWave Wireless CommunicationChing-Wen Chiang, Neda Khiabani, Donglin Gao, Chien-Nan Kuo, Yen-Cheng Kuan, Chung-Tse Michael Wu. 1-5 [doi]
• Bio-plausible Learning-on-Chip with Selector-less Memristive CrossbarsJeong-Hoon Kim, Soumil Jain, Gopabandhu Hota, Jaeseoung Park, Ashwani Kumar, Duygu Kuzum, Gert Cauwenberghs. 1-5 [doi]
• Systematic Development of CMOS PTAT CircuitsShanthi Pavan. 1-5 [doi]
• Instance-level Timing Learning and Prediction at Placement using Res-UNet NetworkHe Liu, Simin Tao, Zhipeng Huang 0009, Biwei Xie, Xingquan Li, Ge Li. 1-5 [doi]
• A 9.45-ENOB 3.84-MS/s Ping-Pong Interleaving SAR ADC with Integrated Buffers and SPI for 96-Channel Neural Signal AcquisitionZiqi Li, Xinyue Gu, Hongming Lyu. 1-5 [doi]
• A 19.7 TFLOPS/W Multiply-less Logarithmic Floating-Point CIM Architecture with Error-Reduced Compensated Approximate AdderMengjie Li, Hongyi Zhang, Siqi He, Haozhe Zhu, Hao Zhang, Jinglei Liu, Jiayuan Chen, Zhenping Hu, Xiaoyang Zeng, Chixiao Chen. 1-5 [doi]
• High-Throughput Starch Content Estimation using RF Return Loss: Theory, Analysis and Test Instrument DesignTemitope Odedeyi, Ali Issa, Clive Poole, Izzat Darwazeh. 1-5 [doi]
• A 2T P-Channel Logic Flash Cell for Reconfigurable Interconnection in Chiplet-Based Computing-In-Memory AcceleratorsWeizeng Li, Linfang Wang, Zhi Li, Wang Ye, Zhidao Zhou, Haiyang Zhou, Hanghang Gao, Jinshan Yue, Hongyang Hu, Fengman Liu, Qing Luo, Chunmeng Dou. 1-4 [doi]
• Self-aware Cross-component Prediction Model Based on Template for Screen Content CodingKun Zhang, Hongxin Qiu, Zhikai Liu, Fan Liang, Wei Sun. 1-5 [doi]
• An Optimization-Based Approach to One-Bit QuantizationFlorian Mayer 0002, Christian Vogel 0001. 1-5 [doi]
• A Low Power Programmable Switch Supply Dynamic ComparatorMadhan Venkatesh, Gerardo Molina Salgado, Kevin G. McCarthy, Ivan John O'Connell. 1-5 [doi]
• Live Demonstration: Using ANNs to Predict the Evolution of Spectrum OccupancyGustavo Liñán Cembrano, José M. de la Rosa 0001. 1 [doi]
• Accelerating Large-Scale DLRM Inference through Dynamic Hot Data RearrangementTaehyung Park, Seungjin Yang, Jongmin Seok, Hyuk-Jae Lee, Ju-Hyun Kim, Chae-Eun Rhee. 1-5 [doi]
• A Trusted Inference Mechanism for Edge Computing Based on Post-Quantum EncryptionYukang Huang, Junyi Mai, Wanling Jiang, Enyi Yao. 1-5 [doi]
• Content-adaptive Variable Resolution Framework for Intra CodingJiyu Xie, Li Li, Dong Liu, Houqiang Li. 1-5 [doi]
• Improved Camera Calibration Method Using Complementary PatternsXuguang Zhang, Jiawen Xue, Wei Song, Guolin Li, Xiang Xie. 1-5 [doi]
• Curriculum Development for Tapeout-Ready Mixed-Signal System-on-Chip Design and AssemblySamuel J. Murray, Joseph A. Schmitz, Sina Balkir, Michael W. Hoffman. 1-5 [doi]
• Modeling and Prediction of Common-Mode Electromagnetic Interference for GaN-Based LLC Resonant ConvertersChuang Bi, Siyong Luo, Heyang Shan, Lin Cheng. 1-5 [doi]
• A High-throughput Impedance Measurement IC Using Synchronous Cyclic Integration TechniqueKaram Ellahi, Soon-Jae Kweon, Asra Malik, Muhammad Abrar Akram, Song-I Cheon, Yoontae Jung, Minkyu Je, Hammad M. Cheema, Sohmyung Ha. 1-5 [doi]
• CIMR-V: An End-to-End SRAM-based CIM Accelerator with RISC-V for AI Edge DeviceYan-Cheng Guo, Tian-Sheuan Chang, Chih-Sheng Lin, Bo-Cheng Chiou, Chih-Ming Lai, Shyh-Shyuan Sheu, Wei-Chung Lo, Shih-Chieh Chang. 1-5 [doi]
• On the New Analytical Design of Efficient Inductive Links with Maximum Biomedical Wireless Power Transfer Capability and Area ControllabilityAsif Iftekhar Omi, Baibhab Chatterjee. 1-5 [doi]
• An Integration and Time-Sampling based Readout Circuit with Current Compensation for Parallel MAC operations in RRAM ArraysWeiping Yang, Shilin Zhou, Hui Xu, Qimin Zhou, Jingyu Li, Qingjiang Li, Yinan Wang, Changlin Chen. 1-5 [doi]
• Three-Phase Motor Driver with Overcurrent Protection FunctionXiaowei Zhang, Fangcong Wang, Dezhi Xing, Longxiang Zhu. 1-5 [doi]
• Live Demonstration for Input-Sparsity-Aware RRAM Processing-in-Memory ChipJunjie Wang, Shuang Liu, Ruicheng Pan, Shiqin Yan, Yihe Liu, Yang Liu. 1-2 [doi]
• A 600MS/s 10-bit SAR ADC with unit via-based delta-length C-DAC in 22nm FDSOIMichael Pietzko, Jonathan Ungethüm, Ahmed Abdelaal, John G. Kauffman, Maurits Ortmanns. 1-5 [doi]
• A Dual Mode All NMOS 7-T Temperature Sensor and Voltage Reference for Biomedical ApplicationsDipesh C. Monga, Kari Halonen. 1-5 [doi]
• Machine Learning for X-ray and CT-based COVID-19 DiagnosisMin Tang, Shuwen Chen, Shuihua Wang, Yudong Zhang. 1-5 [doi]
• Tangible User Interface Everywhere Based on Imperceptible Structured LightJiawen Xue, Xuguang Zhang, Guolin Li, Xiang Xie. 1-5 [doi]
• A Trimming-Less External-RC Relaxation Oscillator With Self-Calibrating Current Reference for a SiC Active Gate Driver ApplicationErik Wehr, Tobias Zekorn, Michael Hanhart, Kenny Vohl, Léon Weihs, Ralf Wunderlich, Stefan Heinen. 1-5 [doi]
• Comparison of DTC Segmentation Methods in Fractional-N Frequency SynthesizersXu Wang, Michael Peter Kennedy. 1-5 [doi]
• Device Codesign using Reinforcement LearningSuma George Cardwell, Karan Patel, Catherine D. Schuman, J. Darby Smith, Jaesuk Kwon, Andrew Maicke, Jared Arzate, Jean Anne C. Incorvia. 1-5 [doi]
• Live Demonstration: Optical Communications using Solar CellsWalter D. Leon-Salas, Diana Narvaez-Bernal, Rodrigo Esparza, Gabriel Baquero. 1 [doi]
• A Fully Synthesizable Capacitorless Digital LDO for Distributed Power Delivery NetworkChengwei Cao, Yiwen Tang, Xiongchuan Huang, Zhuo Zou, Lirong Zheng 0001. 1-5 [doi]
• Synchronizations in Oscillatory Networks with Memristor Couplings as Ring StructureYukinojo Kotani, Yoko Uwate, Yoshifumi Nishio. 1-5 [doi]
• Digital Background Calibration Techniques for Interstage Gain Error and Nonlinearity in Pipelined ADCsQiao Wang, Xizhu Peng, Zhifei Lu, Yutao Peng, Zhe Hu, He Tang. 1-5 [doi]
• Dynamically Adaptive Accumulator for in-sensor ANN Hardware AcceleratorsAndrea Fasolino, Paola Vitolo, Rosalba Liguori, Luigi Di Benedetto, Alfredo Rubino, Gian Domenico Licciardo. 1-5 [doi]
• A sub-100 nW Power, Compact CTDSM with a Band-To-Band Tunnelling Loop FilterAtharva Raut, Abhishek A. Kadam, Ajay Kumar Singh, Laxmeesha Somappa, Maryam Shojaei Baghini, Udayan Ganguly. 1-5 [doi]
• A 0.5-V Feedback-based CMOS Buffer with Rail-to-rail Operating RangeFeifan Gao, Pak Kwong Chan. 1-5 [doi]
• Live Demonstration: Man-in-the-Middle Attack on Edge Artificial IntelligenceBowen Hu, Weiyang He, Si Wang, Wenye Liu, Chip-Hong Chang. 1 [doi]
• Design of High-Performance and Compact CAM for Supporting Data-Intensive ApplicationsLiu Liu, Ann Franchesca Laguna, Michael T. Niemier, Xiaobo Sharon Hu. 1-5 [doi]
• -15 EER and 0.53% BERRaúl Aparicio-Téllez, Miguel Garcia-Bosque, Guillermo Díez-Señorans, Santiago Celma. 1-5 [doi]
• Reducing the Energy Dissipation of Large Language Models (LLMs) with Approximate MemoriesZhen Gao 0005, Jie Deng, Pedro Reviriego, Shanshan Liu 0001, Fabrizio Lombardi. 1-5 [doi]
• Interference Technology of Microphone Equipment Based on Time-Frequency MosaicZichuan Yu, Lu Tang, Jianxun Li, Kai Wang, Yongchen Chen. 1-5 [doi]
• Passive Lightweight On-chip Sensors for Power Side Channel Attack DetectionNael Mizanur Rahman, Uday Kamal, Venkata Chaitanya Krishna Chekuri, Arvind Singh, Saibal Mukhopadhyay. 1-5 [doi]
• High-Utilization GPGPU Design for Accelerating GEMM Workloads: An Incremental ApproachChongxi Wang, Penghao Song, Haoyu Zhao, Fuxin Zhang, Jian Wang, Longbing Zhang. 1-5 [doi]
• FS-BAND: A Frequency-Sensitive Banding DetectorZijian Chen 0001, Wei Sun 0029, Zicheng Zhang, Ru Huang 0002, Fangfang Lu, Xiongkuo Min, Guangtao Zhai, Wenjun Zhang. 1-5 [doi]
• Advancing Image Classification with Phase-coded Ultra-Efficient Spiking Neural NetworksZhengyu Cai, Hamid Rahimian Kalatehbali, Ben Walters, Mostafa Rahimi Azghadi, Roman Genov, Amirali Amirsoleimani. 1-5 [doi]
• Modeling and Analysis of Waferscale Switching Network with Multiple System FaultsZhiquan Wan, Zhipeng Cao, Shunbin Li, Dehao Ye. 1-5 [doi]
• Modeling of DC-DC Converters with Neural Ordinary Differential EquationsHanchen Ge, Canjun Yuan, Yaofeng Liang, Jinpeng Lei, Zhicong Huang. 1-4 [doi]
• Fast Decoupling Capacitor Optimization for Power Delivery Network Based on Model and Data Fusion MethodJie Zheng, Jienan Chen, Peizhi Lei, Zhaoting Ou, Zeyan Lu. 1-5 [doi]
• Code Length Compatible Belief Propagation Polar Decoder Based on Folding and UnfoldingMuhao Li, Huizheng Wang, Yifei Shen, Xiaosi Tan, Chuan Zhang 0001. 1-5 [doi]
• Offset Cancellation in Incremental ∆Σ ADCsPaul Kaesser, Omar Ismail, David-Peter Wiens, Maurits Ortmanns. 1-5 [doi]
• POCO: Hardware Characterization of Activation Functions using POSIT-CORDIC ArchitectureMahati Basavaraju, Vinay Rayapati, Madhav Rao. 1-5 [doi]
• Live Demonstration: A Reconfigurable, Energy-efficient and High-frame-rate EKF-SLAM Accelerator Based SoC Design for Autonomous Mobile Robot ApplicationsDingcheng Jiang, Bingqiang Liu, Jipeng Wang, Ao Hu, Yequan Zhao, Minjie Bao, Zhendong Fan, Zixuan Shen, Ke Wang, Chao Wang. 1 [doi]
• A Circuit-Generator-Aided Design Methodology for GHz Pipelined SAR ADCsXingyu Lv, Rongyan Chen, Xian Tang. 1-5 [doi]
• PVT-Insensitive Time-Domain-based In-Memory Computation with Improved Linearity for Binary Neural NetworksAmandeep Singh, Bishnu Prasad Das. 1-5 [doi]
• BCA Channel Routing to Minimize Wirelength for Generalized Channel ProblemZezhong Wang, Masayuki Shimoda, Atsushi Takahashi 0001. 1-5 [doi]
• A Delta-Sigma-Based Computing-In-Memory Macro Targeting Edge ComputationRan Zhang, Ka-Fai Un, Mingqiang Guo, Liang Qi, Dengke Xu, Weibing Zhao, Rui Paulo Martins, Franco Maloberti, Sai-Weng Sin. 1-5 [doi]
• Design Space Exploration of Memristor-based Delay Cells for Time-domain Neuromorphic ComputingHagar Hendy, Karsten Bergthold, Tejasvi Das, Cory E. Merkel. 1-5 [doi]
• Hadamard Multi-Tone Signaling in Multi-Wire Pulse Amplitude Modulation for Next Generation Wireline CommunicationAsif Wahid, Rajath Bindiganavile, Armin Tajalli. 1-5 [doi]
• ACNNE: An Adaptive Convolution Engine for CNNs Acceleration Exploiting Partial Reconfiguration on FPGAsChun-Hsian Huang, Shao-Wei Tang, Pao-Ann Hsiung. 1-5 [doi]
• Development and Evaluation of an IoT-Driven Auto-Infusion System with Advanced Monitoring and Alarm FunctionalitiesChiang Liang Kok, Tee Hui Teo, Yit Yan Koh, Yuwei Dai, Boon Kang Ang, Jian Ping Chai. 1-5 [doi]
• A 15-Gb/s, 0.036 pJ/bit, Half-Rate, Low Power PRBS Generator in 1.2 V, 65 nm CMOSPerakalapudi Ravibabu, Prema Kumar Govindaswamy, Vijay Shankar Pasupureddi. 1-5 [doi]
• Depth-powered Moving-obstacle Segmentation Under Bird-eye-view for Autonomous DrivingShiyu Meng, Yi Wang, Lap-Pui Chau. 1-5 [doi]
• Non-Invasive Continuous Real-Time Blood Glucose Estimation Using PPG Features-based Convolutional Autoencoder with TinyML ImplementationNoor Faris Ali, Alyazia Aldhaheri, Bethel Wodajo, Meera Alshamsi, Shaikha Alshamsi, Mohamed Atef. 1-5 [doi]
• Fast Mutual-Heating Prediction Method for Integrated Electronics and PhotonicsThomas Booij, Marco Fattori, Peter Baltus. 1-5 [doi]
• Enhancing Circuit Authentication through Secure IsolationKais Belwafi, Hamdan Alshamsi, Ashfaq Ahmed, Abdulhadi Shoufan. 1-5 [doi]
• An In-Memory Power Efficient Computing Architecture with Emerging VGSOT MRAM DeviceMd. Rubel Sarkar, Shirazush Salekin Chowdhury, Jeffrey Sean Walling, Yang Cindy Yi. 1-5 [doi]
• Efficient Hardware Design of DNN for RF Signal Modulation RecognitionJongseok Woo, Kuchul Jung, Saibal Mukhopadhyay. 1-5 [doi]
• ADHD Classification with Robust Biomarker Detection Using Knowledge DistillationYibin Tang, Linxiang Cui, Xiaotong Wang, Min Li, Ying Chen, Yuan Gao. 1-5 [doi]
• A Novel 2.7 pJ/bit, Low Supply, Power Efficient, Wide-Range 2.5-6 Gb/s Transmitter for 4-Channel High-Speed Serial Transmit Port (HSSTP) in 28nm FD-SOI TechnologySameer Vashishtha, Prashant Kumar Singh, Mohd. Rizvi, Paras Garg. 1-5 [doi]
• Linearity Enhancement Analysis of Breakdown Voltage Doubler and Demonstration in 60 GBd SiGe BiCMOS DriverKieran De Bruyn, Tinus Pannier, Jakob Declercq, Laurens Breyne, Xin Yin, Peter Ossieur, Johan Bauwelinck. 1-5 [doi]
• Design and Implementation of Optical Fiber-based Visible Light Communication SystemZixuan Ling, Xuanbang Chen, Yuhao Wang, Xun Zhang, Xiaodong Liu 0006, Zhenghai Wang. 1-4 [doi]
• Multidimensional Similarity Fusion for Speech Quality AssessmentFan Huang, Xiongkuo Min, Yuqin Cao, Xiao-Ping Zhang 0002, Guangtao Zhai. 1-5 [doi]
• A proportionate type block-oriented functional link adaptive filter for sparse nonlinear systemsPavan Kumar Ganjimala, Subrahmanyam Mula. 1-5 [doi]
• A Frequency-domain Features Based Clustering Algorithm for Blood Pressure Estimation with Photoplethysmogram SignalRuifang Liu, Shijie Cheng, Hao Wu, Keith Siu-Fung Sze, Qianjin Feng. 1-5 [doi]
• PSCS: A Physiological Sound Compression System Based on Compressive Sensing with Self-Adaptive Compression Ratio and Optimized DCTChangyan Chen, Rui Pan, Huajie Huang, Qing Zhang, Xuya Jiang, Yuhang Zhang, Jian Zhao, Yongfu Li. 1-5 [doi]
• Enabling Efficient Hardware Acceleration of Hybrid Vision Transformer (ViT) Networks at the EdgeJoren Dumoulin, Pouya Houshmand, Vikram Jain, Marian Verhelst. 1-5 [doi]
• A Microfluidic Impedance Cytometer for Accurate Detection and Counting of Circulating Tumor Cells by Simultaneous Mechanical and Electrical SensingXiang Ke, Jin Chen, Jingjing Sun, Rikui Xiang, Wenjing Fang, Liangzun Fu, Xiwei Huang, Yan Xia, Jinhong Guo, Lingling Sun. 1-5 [doi]
• Live Demonstration: A Target-Separable BWN Inspired Speech Recognition Processor with Low-power Precision-adaptive Approximate ComputingChenjie Xia, Xuanhao Zhang, Zihan Zou, Hao Cai, Bo Liu. 1 [doi]
• SRAM-Based PUF with Noise Immunity Achieving 0.58% Native BER in 55-nm CMOSZexin Su, Bo Li, Chang Liu, Xiaohui Su, Qian Luo, Hongyu Ren, Zhengsheng Han. 1-5 [doi]
• Selective Multi-pulse Pulse Position Modulation for Lighting Constrained Visible Light CommunicationsYusuke Kozawa. 1-5 [doi]
• LauWS: Local Adaptive Unstructured Weight Sparsity of Load Balance for DNN in Near-Data ProcessingZixu Li, Wang Wang, Xin Zhong, Manni Li, Jiayu Yang, Yinyin Lin, Guhyun Kim, Yosub Song, Chengchen Wang, Xiankui Xiong. 1-5 [doi]
• An 800 kS/s 1.83 fJ/conv. 12b ADC via Voltage Successive Approximation and Gated Cyclic Vernier Time DigitizationIan Perczak, Fei Yuan. 1-5 [doi]
• CNN Model with Transfer learning and Data Augmentation for Obstacle Detection in Rail SystemsHocine Kaddour Drizi, Mounir Boukadoum. 1-5 [doi]
• A Unified OTP and PUF Exploiting Post-Program Current on Standard CMOS TechnologyRonaldo Serrano, Ckristian Duran, Marco Sarmiento, Khai-Duy Nguyen, Tetsuya Iizuka, Trong-Thuc Hoang, Cong-Kha Pham. 1-5 [doi]
• Early Impacts on Retention and Curriculum After Introducing A First-Year Experience CourseRussell Trafford, Dwaipayan Chakraborty, Ravi P. Ramachandran. 1-5 [doi]
• A Synchronous Current Inversion and Energy Extraction Circuit for Electromagnetic Energy HarvestingJiacong Qiu, Junrui Liang. 1-5 [doi]
• Practical Aspects of Script-Based Analog Design Using Precomputed Lookup TablesBoris Murmann. 1-5 [doi]
• Decoupled Multi-teacher Knowledge Distillation based on EntropyXin Cheng 0004, Jialiang Tang, Zhiqiang Zhang, Wenxin Yu, Ning Jiang 0002, Jinjia Zhou. 1-5 [doi]
• A Microwatt/Channel Neural Signal Processor for High-Channel-Count Spike Detection and SortingZichen Hu, Zhining Zhou, Hongming Lyu. 1-5 [doi]
• Live Demonstration: W3M Wearable Weight and Walk Monitoring SystemAsim Arif, Adedayo Adegbile, Qiraat Khan, Hamda Memon, Ibrahim M. Elfadel. 1 [doi]
• The Design of a Low-latency Tensor Decomposition Algorithm and VLSI ArchitectureYu-An Chen, Chung-An Shen. 1-5 [doi]
• The Initialization Factor: Understanding its Impact on Active Learning for Analog Circuit DesignSezin Kircali Ata, Zhi-Hui Kong, Anusha James, Lile Cai, Kiat Seng Yeo, Khin Mi Mi Aung, Chuan-Sheng Foo, Ashish James. 1-5 [doi]
• New Measure for Network Controllability Robustness Based on Controllable SubspaceYanwen Liu, Jie Ding, Xiang Li. 1-5 [doi]
• An Optimized Architecture for Computing the Square Root of Complex NumbersYu Wang 0161, Haoyu Zhang, Wei Hu, Xin Zhang, Xinyu Tian, Fei Lyu 0002, Yuanyong Luo. 1-5 [doi]
• An Energy Autonomous and Battery-Free Plant's Electrical Impedance Measurement SystemStefano Calvo, Mattia Barezzi, Umberto Garlando, Roberto La Rosa, Danilo Demarchi. 1-4 [doi]
• A Low-footprint FFT Accelerator for a RISC-V-based Multi-core DSP in FMCW RadarsHector A. Gonzalez, Marco Stolba, Bernhard Vogginger, Tim Rosmeisl, Chen Liu, Christian Mayr 0001. 1-5 [doi]
• A Large-Area LTPS-TFT-Based Bi-directional Biomedical Interface with Process-Invariant In-pixel Biopotential-to-Digital ConvertersHanbo Zhang, Yuqing Lou, Zhihang Zhang, Yongfu Li 0002, Fakhrul Z. Rokhani, Guoxing Wang, Jian Zhao 0004. 1-5 [doi]
• An Ultra-Lightweight Time Period CNN Based Model with AI Accelerator Design for Arrhythmia ClassificationShuenn-Yuh Lee, Wei-Cheng Tseng, Ju-Yi Chen. 1-4 [doi]
• Rate Control for Slimmable Video Codec using Multilayer PerceptronDefa Wang, Zhiwei Zhu, Shuai Wan, Fei Yang 0004, Luis Herranz. 1-5 [doi]
• A Charge-Balanced Monopolar Neural Stimulator by Utilizing Dynamic Current Replication Technique Achieving <1 nA Residual Average DC Current ErrorJianye Li, Jialei Wu, Yixin Zhou, Keping Wang. 1-5 [doi]
• Interpolation and Extrapolation by Prolate Spheroidal Wave Functions Using Nonuniform Division and Generalized Chirp ModulationChun-Jen Shih, Jian-Jiun Ding. 1-5 [doi]
• 3 Buffer and Shaped-Hybrid-Bias EA Techniques Achieving 8.15ps FOMXin-Ce Gong, Jian-Jun Kuang, Xin-ming, Zhiyi Lin, Bo Zhang 0027. 1-5 [doi]
• Spatio-Temporal Characterization of Qubit Routing in Connectivity-Constrained Quantum ProcessorsSahar Ben Rached, Carmen G. Almudéver, Eduard Alarcón, Sergi Abadal. 1-5 [doi]
• Broadband High-Efficiency Watt-Level Millimeter-Wave GaN Power Amplifier for Potential Robust and Cost-Effective 5G RF Front-End DesignClint Sweeney, Donald Y. C. Lie, Jill C. Mayeda, Jerry Lopez. 1-4 [doi]
• Obfuscation of FSMs for Secure Outsourcing of Neural Network Inference onto FPGAsRupesh Raj Karn, Johann Knechtel, Ozgur Sinanoglu. 1-5 [doi]
• A 0.7-V and 10-nA CMOS-Only Voltage Reference with 1-mA Load Driving Capability Based on Gate-Voltage Compensation LoopYanshen Luo, Wenjian Huang, Yuying Huang, Yongfu Li, Yanhan Zeng. 1-5 [doi]
• A Write System for Compact RRAM Memory Arrays Based on F-1T1RMichele Caselli, Andrea Boni. 1-5 [doi]
• A Low-Power Non-Uniform Third-Derivative-Based Sampling Technique for ECG ApplicationsBahareh Shirmohammadi, Reza Molavi, Shahriar Mirabbasi. 1-5 [doi]
• CINEMA: A Configurable Binary Segmentation Based Arithmetic Module for Mixed-Precision In-Memory AccelerationRunxi Wang, Ruge Xu, Xiaotian Zhao, Kai Jiang, Xinfei Guo. 1-5 [doi]
• SERS-3DPlace: Ensemble Reinforcement Learning for 3D Monolithic PlacementAbdullah Mansoor, Malgorzata Chrzanowska-Jeske. 1-5 [doi]
• Streamlining DNN Obfuscation to Defend Against Model Stealing AttacksYidan Sun, Siew Kei Lam, Guiyuan Jiang, Peilan He. 1-5 [doi]
• Simultaneous Quantification of Multiple Drugs by Machine Learning on Electrochemical SensorsTatsunori Matsumoto, Lin Du, Yann Thoma, Sandro Carrara. 1-5 [doi]
• Reinforcement-Learning-Based Successive Approximation AlgorithmHamed Nasiri, Cheng Li 0005, Lihong Zhang. 1-5 [doi]
• A Rule-Based High Efficient Obstacle-Avoiding RSMT Algorithm for VLSI RoutingJunhao Guo, Hongxin Kong, Lang Feng. 1-5 [doi]
• An 884MHz, -41.8dBm Input Power Sensitivity, 570-Stage CMOS RF-DC Rectifier With Ground Shielded Input Coupling CapacitorsYoomi Park, Sangjin Byun. 1-5 [doi]
• Fractional-N Injection-Locked Ring Oscillator Based on Two Points, Varying Strength InjectionXu Meng, Jinxia Geng, Xu Tang, Min Zhou, Hailin Teng. 1-4 [doi]