Logic Synthesis for Interpolant Circuit Compaction

Gianpiero Cabodi, Paolo Camurati, Marco Palena, Paolo Pasini, Danilo Vendraminetto. Logic Synthesis for Interpolant Circuit Compaction. IEEE Trans. on CAD of Integrated Circuits and Systems, 38(2):380-384, 2019. [doi]

Abstract

Abstract is missing.