Built-in jitter measurement circuit for PLL based on variable vernier delay line

Zhikuang Cai, Haobo Xu, Shanwen Hu, Jun Yang. Built-in jitter measurement circuit for PLL based on variable vernier delay line. IEICE Electronic Express, 14(3):20161116, 2017. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.