On-chip measurement to analyze failure mechanisms of ICs under system level ESD stress

Fabrice Caignet, Nicolas Nolhier, M. Bafleur, A. Wang, Nicolas Mauran. On-chip measurement to analyze failure mechanisms of ICs under system level ESD stress. Microelectronics Reliability, 53(9-11):1278-1283, 2013. [doi]

Authors

Fabrice Caignet

This author has not been identified. Look up 'Fabrice Caignet' in Google

Nicolas Nolhier

This author has not been identified. Look up 'Nicolas Nolhier' in Google

M. Bafleur

This author has not been identified. Look up 'M. Bafleur' in Google

A. Wang

This author has not been identified. Look up 'A. Wang' in Google

Nicolas Mauran

This author has not been identified. Look up 'Nicolas Mauran' in Google