Wire Sizing and Spacing for Lithographic Printability and Timing Optimization

Ke Cao, Jiang Hu, Mosong Cheng. Wire Sizing and Spacing for Lithographic Printability and Timing Optimization. IEEE Trans. VLSI Syst., 15(12):1332-1340, 2007. [doi]

Authors

Ke Cao

This author has not been identified. Look up 'Ke Cao' in Google

Jiang Hu

This author has not been identified. Look up 'Jiang Hu' in Google

Mosong Cheng

This author has not been identified. Look up 'Mosong Cheng' in Google