Wire Sizing and Spacing for Lithographic Printability and Timing Optimization

Ke Cao, Jiang Hu, Mosong Cheng. Wire Sizing and Spacing for Lithographic Printability and Timing Optimization. IEEE Trans. VLSI Syst., 15(12):1332-1340, 2007. [doi]

No reviews for this publication, yet.