Cumulative balance testing of logic circuits

Krishnendu Chakrabarty, John P. Hayes. Cumulative balance testing of logic circuits. IEEE Trans. VLSI Syst., 3(1):72-83, 1995. [doi]

Abstract

Abstract is missing.