A deep sub-micron timing measurement circuit using a single-stage Vernier delay line

Antonio H. Chan, Gordon W. Roberts. A deep sub-micron timing measurement circuit using a single-stage Vernier delay line. In Proceedings of the IEEE 2002 Custom Integrated Circuits Conference, CICC 2002, Orlando, FL, USA, May 12-15, 2002. pages 77-80, IEEE, 2002. [doi]

Authors

Antonio H. Chan

This author has not been identified. Look up 'Antonio H. Chan' in Google

Gordon W. Roberts

This author has not been identified. Look up 'Gordon W. Roberts' in Google