G. Subash Chandar, S. Vaideeswaran. Addressing verification bottlenecks of fully synthesized processor cores using equivalence checkers. In Proceedings of ASP-DAC 2001, Asia and South Pacific Design Automation Conference 2001, January 30-February 2, 2001, Yokohama, Japan. pages 175-180, ACM, 2001. [doi]
Abstract is missing.