Designing efficient combinational compression architecture for testing industrial circuits

Anshuman Chandra, Santosh Kulkarni, Subramanian Chebiyam, Rohit Kapur. Designing efficient combinational compression architecture for testing industrial circuits. In 19th International Symposium on VLSI Design and Test, VDAT 2015, Ahmedabad, India, June 26-29, 2015. pages 1-6, IEEE, 2015. [doi]

Authors

Anshuman Chandra

This author has not been identified. Look up 'Anshuman Chandra' in Google

Santosh Kulkarni

This author has not been identified. Look up 'Santosh Kulkarni' in Google

Subramanian Chebiyam

This author has not been identified. Look up 'Subramanian Chebiyam' in Google

Rohit Kapur

This author has not been identified. Look up 'Rohit Kapur' in Google