The following publications are possibly variants of this publication:
- Design-Induced Latency Variation in Modern DRAM Chips: Characterization, Analysis, and Latency Reduction MechanismsDonghyuk Lee, Samira Manabi Khan, Lavanya Subramanian, Saugata Ghose, Rachata Ausavarungnirun, Gennady Pekhimenko, Vivek Seshadri, Onur Mutlu. sigmetrics 2017: 54 [doi]
- Design-Induced Latency Variation in Modern DRAM Chips: Characterization, Analysis, and Latency Reduction MechanismsDonghyuk Lee, Samira Manabi Khan, Lavanya Subramanian, Saugata Ghose, Rachata Ausavarungnirun, Gennady Pekhimenko, Vivek Seshadri, Onur Mutlu. pomacs, 1(1), 2017. [doi]
- Understanding Reduced-Voltage Operation in Modern DRAM Devices: Experimental Characterization, Analysis, and MechanismsKevin K. Chang, Abdullah Giray Yaglikçi, Saugata Ghose, Aditya Agrawal, Niladrish Chatterjee, Abhijith Kashyap, Donghyuk Lee, Mike O'Connor, Hasan Hassan, Onur Mutlu. sigmetrics 2017: 52 [doi]
- Understanding Reduced-Voltage Operation in Modern DRAM Devices: Experimental Characterization, Analysis, and MechanismsKevin K. Chang, A. Giray Yaalikçi, Saugata Ghose, Aditya Agrawal, Niladrish Chatterjee, Abhijith Kashyap, Donghyuk Lee, Mike O'Connor, Hasan Hassan, Onur Mutlu. pomacs, 1(1), 2017. [doi]
- Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and AnalysisIsmail Emir Yüksel, Yahya Can Tugrul, Ataberk Olgun, F. Nisa Bostanci, Abdullah Giray Yaglikçi, Geraldo F. Oliveira, Haocong Luo, Juan Gómez-Luna, Mohammad Sadrosadati, Onur Mutlu. hpca 2024: 280-296 [doi]