The following publications are possibly variants of this publication:
- A 20-Gb/s Jitter-Tolerance-Enhanced Digital CDR With One-Tap DFEWei-Ming Chen, Yun-Sheng Yao, Shen-Iuan Liu. tcasII, 69(3):894-898, 2022. [doi]
- An Inductorless 20-Gb/s CDR With High Jitter ToleranceLong Kong, Yikun Chang, Behzad Razavi. jssc, 54(10):2857-2866, 2019. [doi]
- A Jitter-Tolerance-Enhanced Digital CDR Circuit Using Background Loop Gain ControllerYun-Sheng Yao, Chang-Cheng Huang, Shen-Iuan Liu. tcasII, 68(6):1837-1841, 2021. [doi]
- An All-Digital Jitter Tolerance Measurement Technique for CDR CircuitsYi-Chieh Huang, Ping-Ying Wang, Shen-Iuan Liu. tcas, 59-II(3):148-152, 2012. [doi]
- A 14 µM × 26 µM 20-GB/S 3-MW CDR Circuit with High Jitter ToleranceLong Kong, Yikun Chang, Behzad Razavi. vlsic 2018: 271-272 [doi]