The following publications are possibly variants of this publication:
- A 112-GB/S PAM4 Transmitter in 16NM FinFETKee Hian Tan, Ping-Chuan Chiang, Yipeng Wang, Haibing Zhao, Arianne Roldan, Hongyuan Zhao, Nakul Narang, Siok-Wei Lim, Declan Carey, Sai Lalith Chaitanya Ambatipudi, Parag Upadhyaya, Yohan Frans, Ken Chang. vlsic 2018: 45-46 [doi]
- A 112-Gb/s 58-mW PAM4 Transmitter in 28-nm CMOS TechnologyMahdi Forghani, Yu Zhao, Pawan K. Khanna, Behzad Razavi. vlsit 2023: 1-2 [doi]
- An Inverter-Based Analog Front End for a 56 GB/S PAM4 Wireline Transceiver in 16NMCMOSKevin Zheng, Yohan Frans, Sai Lalith Ambatipudi, Santiago Asuncion, Hari Teja Reddy, Ken Chang, Boris Murmann. vlsic 2018: 269-270 [doi]
- A 56-Gb/s PAM4 Wireline Transceiver Using a 32-Way Time-Interleaved SAR ADC in 16-nm FinFETYohan Frans, Jaewook Shin, Lei Zhou, Parag Upadhyaya, Jay Im, Vassili Kireev, Mohamed Elzeftawi, Hiva Hedayati, Toan Pham, Santiago Asuncion, Chris Borrelli, Geoff Zhang, Hongtao Zhang, Ken Chang. jssc, 52(4):1101-1110, 2017. [doi]
- The Role of PLLs in Future Wireline TransmittersBehzad Razavi. tcas, 56-I(8):1786-1793, 2009. [doi]