An investigation of the impact of technology scaling on power wasted as short-circuit current in low voltage static CMOS circuits

Amitava Chatterjee, Mahalingam Nandakumar, Ih-Chin Chen. An investigation of the impact of technology scaling on power wasted as short-circuit current in low voltage static CMOS circuits. In Mark Horowitz, Jan M. Rabaey, Brock Barton, Massoud Pedram, editors, Proceedings of the 1996 International Symposium on Low Power Electronics and Design, 1996, Monterey, California, USA, August 12-14, 1996. pages 145-150, IEEE, 1996. [doi]

Abstract

Abstract is missing.