GALDS: a complete framework for designing multiclock ASICs and SoCs

Atanu Chattopadhyay, Zeljko Zilic. GALDS: a complete framework for designing multiclock ASICs and SoCs. IEEE Trans. VLSI Syst., 13(6):641-654, 2005. [doi]

Abstract

Abstract is missing.