High voltage tolerant ESD design for analog applications in deep submicron CMOS technologies

Chung-Hui Chen, Yean-Kuen Fang, Chien-Chun Tsai, Shen Tu, Mark K. L. Chen, Mi-Chang Chang. High voltage tolerant ESD design for analog applications in deep submicron CMOS technologies. In Proceedings of the IEEE 2002 Custom Integrated Circuits Conference, CICC 2002, Orlando, FL, USA, May 12-15, 2002. pages 89-92, IEEE, 2002. [doi]

Abstract

Abstract is missing.