Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Chia-I Chen, Juinn-Dar Huang. A Hierarchical Criticality-Aware Architectural Synthesis Framework for Multicycle Communication. IEICE Transactions, 93-A(7):1300-1308, 2010. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: CriAS: a performance-driven criticality-aware synthesis flow for on-chip multicycle communication architectureChia-I Chen, Juinn-Dar Huang. aspdac 2009: 67-72 [doi] Communication Synthesis for Interconnect Minimization in Multicycle Communication ArchitectureYa-Shih Huang, Yu-Ju Hong, Juinn-Dar Huang. ieicet, 92-A(12):3143-3150, 2009. [doi] A multicycle communication architecture and synthesis flow for Global interconnect Resource SharingWei-Sheng Huang, Yu-Ru Hong, Juinn-Dar Huang, Ya-Shih Huang. aspdac 2008: 16-21 [doi]
The following publications are possibly variants of this publication: