Yu-chuan Chen, Chih-Cheng Hsu, Mark Po-Hung Lin. Low-power gated clock tree optimization for three-dimensional integrated circuits. In VLSI Design, Automation and Test, VLSI-DAT 2015, Hsinchu, Taiwan, April 27-29, 2015. pages 1-4, IEEE, 2015. [doi]
Abstract is missing.