Simultaneous gate sizing and placement

Wei Chen, Cheng-Ta Hsieh, Massoud Pedram. Simultaneous gate sizing and placement. IEEE Trans. on CAD of Integrated Circuits and Systems, 19(2):206-214, 2000. [doi]

Authors

Wei Chen

This author has not been identified. Look up 'Wei Chen' in Google

Cheng-Ta Hsieh

This author has not been identified. Look up 'Cheng-Ta Hsieh' in Google

Massoud Pedram

This author has not been identified. Look up 'Massoud Pedram' in Google