Simultaneous gate sizing and placement

Wei Chen, Cheng-Ta Hsieh, Massoud Pedram. Simultaneous gate sizing and placement. IEEE Trans. on CAD of Integrated Circuits and Systems, 19(2):206-214, 2000. [doi]

Abstract

Abstract is missing.