The following publications are possibly variants of this publication:
- Phase-locked loop design with SPO detection and charge pump trimming for reference spur suppressionSen-Wen Hsiao, Chung-Chun Chen, Randy Caplan, Jeff Galloway, Blake Gray, Abhijit Chatterjee. vts 2014: 1-6 [doi]
- A Hybrid Spur Compensation Technique for Finite-Modulo Fractional-N Phase-Locked LoopsLi Zhang 0023, Xueyi Yu, Yuanfeng Sun, Woogeun Rhee, Dawn Wang, Zhihua Wang, Hongyi Chen. jssc, 44(11):2922-2934, 2009. [doi]
- A Low Power All-Digital PLL With -40dBc In-Band Fractional Spur Suppression for NB-IoT ApplicationsNa Yan, Lei Ma, Yongxin Xu, Sizheng Chen, Xusong Liu, Junhui Xiang, Hao Min. access, 7:7897-7904, 2019. [doi]
- A 0.1-3GHz cell-based fractional-N all digital phase-locked loop using ΔΣ noise-shaped phase detectorYao-Chia Liu, Wei-Zen Chen, Mao-Hsuan Chou, Tsung-Hsien Tsai, Yen-Wei Lee, Min-Shueh Yuan. cicc 2013: 1-4 [doi]