Triple-Threshold Static Power Minimization in High-Level Synthesis of VLSI CMOS

Harry I. A. Chen, Edward K. W. Loo, James B. Kuo, Marek Syrzycki. Triple-Threshold Static Power Minimization in High-Level Synthesis of VLSI CMOS. In Nadine Azémard, Lars J. Svensson, editors, Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation, 17th International Workshop, PATMOS 2007, Gothenburg, Sweden, September 3-5, 2007, Proceedings. Volume 4644 of Lecture Notes in Computer Science, pages 453-462, Springer, 2007. [doi]

Authors

Harry I. A. Chen

This author has not been identified. Look up 'Harry I. A. Chen' in Google

Edward K. W. Loo

This author has not been identified. Look up 'Edward K. W. Loo' in Google

James B. Kuo

This author has not been identified. Look up 'James B. Kuo' in Google

Marek Syrzycki

This author has not been identified. Look up 'Marek Syrzycki' in Google