On Retiming for FPGA Logic Module Minimization - researchr publication

researchr

You are not signed in
Sign in
Sign up

Yao-Ping Chen, D. F. Wong. On Retiming for FPGA Logic Module Minimization. In Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, ICCD 94, Cambridge, MA, USA, October 10-12, 1994. pages 394-397, IEEE Computer Society, 1994.

Abstract is missing.

runs on WebDSL