On retiming for FPGA logic module minimization

Y. P. Chen, D. F. Wong. On retiming for FPGA logic module minimization. Integration, 24(2):135-145, 1997. [doi]

Abstract

Abstract is missing.