The following publications are possibly variants of this publication:
- A 0.25-/spl mu/m 3.0-V 1T1C 32-Mb nonvolatile ferroelectric RAM with address transition detector and current forcing latch sense amplifier schemeMun-Kyu Choi, Byung-gil Jeon, Nakwon Jang, Byung Jun Min, Yoon-Jong Song, Sung-Yung Lee, Hyun-Ho Kim, Dong-Jin Jung, Heung-Jin Joo, Kinam Kim. jssc, 37(11):1472-1478, 2002. [doi]
- Enhanced write performance of a 64-mb phase-change random access memoryHyung-Rok Oh, Beak-Hyung Cho, Woo-Yeong Cho, Sangbeom Kang, Byung Gil Choi, Hye-Jin Kim, Ki-Sung Kim, Du-Eung Kim, Choong-Keun Kwak, Hyun-Geun Byun, Gitae Jeong, Hong-Sik Jeong, Kinam Kim. jssc, 41(1):122-126, 2006. [doi]
- Architecture and circuit techniques for a 1.1-GHz 16-kb reconfigurable memory in 0.18-/spl mu/m CMOSKen Mai, Ron Ho, Elad Alon, Dean Liu, Younggon Kim, Dinesh Patil, Mark A. Horowitz. jssc, 40(1):261-275, 2005. [doi]
- A 0.1-µm 1.8-V 256-Mb Phase-Change Random Access Memory (PRAM) With 66-MHz Synchronous Burst-Read OperationSangbeom Kang, Woo-Yeong Cho, Beak-Hyung Cho, KwangJin Lee, Changsoo Lee, Hyung-Rok Oh, Byung Gil Choi, Qi Wang, Hye-Jin Kim, Mu-Hui Park, Yu-Hwan Ro, Suyeon Kim, Choong-Duk Ha, Ki-Sung Kim, Young-Ran Kim, Du-Eung Kim, Choong-Keun Kwak, Hyun-Geun Byun, Gitae Jeong, Hong-Sik Jeong, Kinam Kim, YunSueng Shin. jssc, 42(1):210-218, 2007. [doi]