A Full-System VM-HDL Co-Simulation Framework for Servers with PCIe-Connected FPGAs

Shenghsun Cho, Mrunal Patel, Han Chen, Michael Ferdman, Peter Milder. A Full-System VM-HDL Co-Simulation Framework for Servers with PCIe-Connected FPGAs. In Jason Helge Anderson, Kia Bazargan, editors, Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA 2018, Monterey, CA, USA, February 25-27, 2018. pages 87-96, ACM, 2018. [doi]

Abstract

Abstract is missing.