Establishing Read Operation Bias Schemes for 3-D Pillar Structure Flash Memory Devices to Overcome Paired Cell Interference (PCI) - researchr publication related

researchr

You are not signed in
Sign in
Sign up

Seongjae Cho, Il Han Park, Jung Hoon Lee, Jang-Gn Yun, Doo-Hyun Kim, Jong Duk Lee, Hyungcheol Shin, Byung-Gook Park. Establishing Read Operation Bias Schemes for 3-D Pillar Structure Flash Memory Devices to Overcome Paired Cell Interference (PCI). IEICE Transactions, 91-C(5):731-735, 2008. [doi]

The following publications are possibly variants of this publication:

Optimizing read disturb phenomenon with new read scheme by partial-boosting channel in 3-D NAND Flash memoriesSangmin Ahn, Hyungcheol Shin. ieiceee, 18(19):20210299, 2021. [doi]

A Novel Read Scheme Using GIDL Current to Suppress Read Disturbance in 3-D nand Flash MemoriesHyungjun Jo, Jongwoo Kim, Hyungcheol Shin. tcad, 42(12):5151-5155, December 2023. [doi]

Cell Operation Technologies to Overcome Scale-down Issues in 3D NAND Flash MemoryWandong Kim, Dae-Seok Byeon, Sung-Min Joe, Jinyub Lee, Jai Hyuk Song. elinfocom 2022: 298-299 [doi]

An Efficient Buffer Management Scheme for Implementing a B-Tree on NAND Flash MemoryHyun-Seob Lee, Sangwon Park, Ha-Joo Song, Dong-Ho Lee. icess 2007: 181-192 [doi]

Device Design of SONOS Flash Memory Cell with Saddle Type Channel StructureHan-A-Reum Jung, Kyoung-Rok Han, Young-Min Kim, Jong-Ho Lee. ieicet, 91-C(5):736-741, 2008. [doi]

runs on WebDSL