Yonsang Cho, Irith Pomeranz, Sudhakar M. Reddy. On reducing test application time for scan circuits using limited scan operations and transfer sequences. IEEE Trans. on CAD of Integrated Circuits and Systems, 24(10):1594-1605, 2005. [doi]
Abstract is missing.